URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 301 |
Rev 384 |
// PR target/5740
|
// PR target/5740
|
// This testcase ICEd on SPARC -m64 because emit_group_load tried
|
// This testcase ICEd on SPARC -m64 because emit_group_load tried
|
// to move a DFmode register into DImode register directly.
|
// to move a DFmode register into DImode register directly.
|
// { dg-do compile }
|
// { dg-do compile }
|
// { dg-options "-O2" }
|
// { dg-options "-O2" }
|
|
|
struct C
|
struct C
|
{
|
{
|
C (double y, double z) { __real__ x = y; __imag__ x = z; }
|
C (double y, double z) { __real__ x = y; __imag__ x = z; }
|
double r () const { return __real__ x; }
|
double r () const { return __real__ x; }
|
double i () const { return __imag__ x; }
|
double i () const { return __imag__ x; }
|
__complex__ double x;
|
__complex__ double x;
|
};
|
};
|
|
|
C conj (const C& z)
|
C conj (const C& z)
|
{
|
{
|
return C (z.r (), -z.i ());
|
return C (z.r (), -z.i ());
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.