OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20060421-1.c] - Diff between revs 297 and 384

Only display areas with differences | Details | Blame | View Log

Rev 297 Rev 384
/* This test used to ICE on ARM with -mcpu=iwmmxt.  */
/* This test used to ICE on ARM with -mcpu=iwmmxt.  */
void
void
foo (void)
foo (void)
{
{
  long long int a;
  long long int a;
  unsigned long b[249]; /* >= 249 causes failure */
  unsigned long b[249]; /* >= 249 causes failure */
  register unsigned int c;
  register unsigned int c;
  b[c] = (a & (1ULL << c)) ? 1 : 0;
  b[c] = (a & (1ULL << c)) ? 1 : 0;
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.