URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 297 |
Rev 384 |
typedef int int32_t;
|
typedef int int32_t;
|
typedef unsigned int uint32_t;
|
typedef unsigned int uint32_t;
|
static inline int
|
static inline int
|
safe_add_s_s (int si1, int si2)
|
safe_add_s_s (int si1, int si2)
|
{
|
{
|
if ((si1 > 0) && (si2 > 0) && (si1 > (si2)) || (si1 < 0) && (si2 < 0)
|
if ((si1 > 0) && (si2 > 0) && (si1 > (si2)) || (si1 < 0) && (si2 < 0)
|
&& (si1 < ((-__INT_MAX__ - 1) - si2)))
|
&& (si1 < ((-__INT_MAX__ - 1) - si2)))
|
return si1;
|
return si1;
|
}
|
}
|
|
|
uint32_t g_8;
|
uint32_t g_8;
|
uint32_t
|
uint32_t
|
func_24 (int32_t p_25)
|
func_24 (int32_t p_25)
|
{
|
{
|
uint32_t l_30 = -1L;
|
uint32_t l_30 = -1L;
|
if ((safe_mod_u_u (1, 1)) | (safe_add_s_s (g_8, l_30)))
|
if ((safe_mod_u_u (1, 1)) | (safe_add_s_s (g_8, l_30)))
|
return 1;
|
return 1;
|
}
|
}
|
|
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.