URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 298 |
Rev 384 |
/* PR middle-end/28046 */
|
/* PR middle-end/28046 */
|
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-options "-fopenmp -fdump-tree-ompexp" } */
|
/* { dg-options "-fopenmp -fdump-tree-ompexp" } */
|
|
|
int a[3], b;
|
int a[3], b;
|
struct C { int x; int y; } c;
|
struct C { int x; int y; } c;
|
|
|
int bar (void), *baz (void);
|
int bar (void), *baz (void);
|
|
|
void
|
void
|
foo (void)
|
foo (void)
|
{
|
{
|
#pragma omp atomic
|
#pragma omp atomic
|
a[2] += bar ();
|
a[2] += bar ();
|
#pragma omp atomic
|
#pragma omp atomic
|
b += bar ();
|
b += bar ();
|
#pragma omp atomic
|
#pragma omp atomic
|
c.y += bar ();
|
c.y += bar ();
|
#pragma omp atomic
|
#pragma omp atomic
|
*baz () += bar ();
|
*baz () += bar ();
|
}
|
}
|
|
|
/* { dg-final { scan-tree-dump-times "__sync_fetch_and_add" 4 "ompexp" { target i?86-*-* x86_64-*-* ia64-*-* powerpc*-*-* alpha*-*-* } } } */
|
/* { dg-final { scan-tree-dump-times "__sync_fetch_and_add" 4 "ompexp" { target i?86-*-* x86_64-*-* ia64-*-* powerpc*-*-* alpha*-*-* } } } */
|
/* { dg-final { cleanup-tree-dump "ompexp" } } */
|
/* { dg-final { cleanup-tree-dump "ompexp" } } */
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.