URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 298 |
Rev 384 |
/* PR middle-end/40172 */
|
/* PR middle-end/40172 */
|
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-options "-Wall -W -Werror -Wlogical-op" } */
|
/* { dg-options "-Wall -W -Werror -Wlogical-op" } */
|
|
|
struct rtx_def;
|
struct rtx_def;
|
typedef struct rtx_def *rtx;
|
typedef struct rtx_def *rtx;
|
|
|
extern int foo;
|
extern int foo;
|
extern int bar;
|
extern int bar;
|
extern int xxx;
|
extern int xxx;
|
|
|
int
|
int
|
test (void)
|
test (void)
|
{
|
{
|
if (((rtx) 0 != (rtx) 0) && xxx ? foo : bar)
|
if (((rtx) 0 != (rtx) 0) && xxx ? foo : bar)
|
return 1;
|
return 1;
|
else if ((foo & 0) && xxx)
|
else if ((foo & 0) && xxx)
|
return 2;
|
return 2;
|
else if (foo & 0)
|
else if (foo & 0)
|
return 3;
|
return 3;
|
else if (0 && xxx)
|
else if (0 && xxx)
|
return 4;
|
return 4;
|
else if (0)
|
else if (0)
|
return 5;
|
return 5;
|
if (((int) 0 != (int) 0) && bar ? foo : xxx)
|
if (((int) 0 != (int) 0) && bar ? foo : xxx)
|
return 6;
|
return 6;
|
else if (0 != 0 && foo ? xxx : bar)
|
else if (0 != 0 && foo ? xxx : bar)
|
return 7;
|
return 7;
|
else
|
else
|
return 0;
|
return 0;
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.