URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 318 |
Rev 384 |
/* PR rtl-optimization/28940 */
|
/* PR rtl-optimization/28940 */
|
/* Origin: Lev Makhlis <lmakhlis@bmc.com> */
|
/* Origin: Lev Makhlis <lmakhlis@bmc.com> */
|
|
|
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-require-effective-target ilp32 } */
|
/* { dg-require-effective-target ilp32 } */
|
/* { dg-require-effective-target nonpic } */
|
/* { dg-require-effective-target nonpic } */
|
/* { dg-options "-O2 -mtune=i686" } */
|
/* { dg-options "-O2 -mtune=i686" } */
|
|
|
char a[10], b[10];
|
char a[10], b[10];
|
|
|
int f(int i)
|
int f(int i)
|
{
|
{
|
return a[i+1] + b[i+1];
|
return a[i+1] + b[i+1];
|
}
|
}
|
|
|
/* { dg-final { scan-assembler "a\\+1" } } */
|
/* { dg-final { scan-assembler "a\\+1" } } */
|
/* { dg-final { scan-assembler "b\\+1" } } */
|
/* { dg-final { scan-assembler "b\\+1" } } */
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.