URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 318 |
Rev 384 |
/* PR middle-end/17767 */
|
/* PR middle-end/17767 */
|
/* Contributed by Volker Reichelt <reichelt@igpm.rwth-aachen.de> */
|
/* Contributed by Volker Reichelt <reichelt@igpm.rwth-aachen.de> */
|
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-options "-O -mmmx" } */
|
/* { dg-options "-O -mmmx" } */
|
typedef int __m64 __attribute__ ((vector_size (8)));
|
typedef int __m64 __attribute__ ((vector_size (8)));
|
typedef short __v4hi __attribute__ ((vector_size (8)));
|
typedef short __v4hi __attribute__ ((vector_size (8)));
|
|
|
__m64 foo ()
|
__m64 foo ()
|
{
|
{
|
int i;
|
int i;
|
__m64 m;
|
__m64 m;
|
|
|
for (i = 0; i < 2; i++)
|
for (i = 0; i < 2; i++)
|
m = (__m64) __builtin_ia32_pcmpeqw ((__v4hi) m, (__v4hi) m);
|
m = (__m64) __builtin_ia32_pcmpeqw ((__v4hi) m, (__v4hi) m);
|
|
|
return m;
|
return m;
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.