OpenCores

URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr43107.c] - Diff between revs 318 and 384

Only display areas with differences | Details | Blame | View Log

Rev 318	Rev 384
`/* PR target/43107 */`	`/* PR target/43107 */`
`/* { dg-do compile } */`	`/* { dg-do compile } */`
`/* { dg-options "-O3 -mavx" } */`	`/* { dg-options "-O3 -mavx" } */`

`extern void bar (float b[4][4]);`	`extern void bar (float b[4][4]);`

`void`	`void`
`foo ()`	`foo ()`
`{`	`{`
`float a[4][4], b[4][4];`	`float a[4][4], b[4][4];`
`int i, j;`	`int i, j;`
`for (i = 0; i < 4; i++)`	`for (i = 0; i < 4; i++)`
`{`	`{`
`for (j = 0; j < 4; j++)`	`for (j = 0; j < 4; j++)`
`a[i][j] = 0;`	`a[i][j] = 0;`
`for (j = 0; j < 4; j++)`	`for (j = 0; j < 4; j++)`
`b[i][j] = a[i][j];`	`b[i][j] = a[i][j];`
`}`	`}`
`bar (b);`	`bar (b);`
`}`	`}`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.