OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse-18.c] - Diff between revs 318 and 384

Only display areas with differences | Details | Blame | View Log

Rev 318 Rev 384
/* { dg-do run } */
/* { dg-do run } */
/* { dg-options "-O3 -msse2" } */
/* { dg-options "-O3 -msse2" } */
/* { dg-require-effective-target sse2 } */
/* { dg-require-effective-target sse2 } */
 
 
#include "sse2-check.h"
#include "sse2-check.h"
 
 
#include <emmintrin.h>
#include <emmintrin.h>
 
 
__m128i foo (char) __attribute__((noinline));
__m128i foo (char) __attribute__((noinline));
__m128i foo (char x) {
__m128i foo (char x) {
  return _mm_set1_epi8(x);
  return _mm_set1_epi8(x);
}
}
__m128i bar (char) __attribute__((noinline));
__m128i bar (char) __attribute__((noinline));
__m128i bar (char x) {
__m128i bar (char x) {
  return _mm_set_epi8 (x,x,x,x,x,x,x,x,x,x,x,x,x,x,x,x);
  return _mm_set_epi8 (x,x,x,x,x,x,x,x,x,x,x,x,x,x,x,x);
}
}
 
 
static void
static void
sse2_test (void) {
sse2_test (void) {
  int i, j;
  int i, j;
  union u { __m128i v; char c[16]; };
  union u { __m128i v; char c[16]; };
  union u x, y;
  union u x, y;
 
 
  for (i = -128; i <= 127; i++)
  for (i = -128; i <= 127; i++)
    {
    {
      x.v = foo ((char)i);
      x.v = foo ((char)i);
      y.v = bar ((char)i);
      y.v = bar ((char)i);
      for (j=0; j<16; j++)
      for (j=0; j<16; j++)
        if (x.c[j] != y.c[j])
        if (x.c[j] != y.c[j])
          abort();
          abort();
    }
    }
}
}
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.