OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse4_1-check.h] - Diff between revs 318 and 384

Only display areas with differences | Details | Blame | View Log

Rev 318 Rev 384
#include <stdlib.h>
#include <stdlib.h>
 
 
#include "cpuid.h"
#include "cpuid.h"
#include "m128-check.h"
#include "m128-check.h"
 
 
static void sse4_1_test (void);
static void sse4_1_test (void);
 
 
#define MASK 0x2
#define MASK 0x2
 
 
static void
static void
__attribute__ ((noinline))
__attribute__ ((noinline))
do_test (void)
do_test (void)
{
{
  sse4_1_test ();
  sse4_1_test ();
}
}
 
 
int
int
main ()
main ()
{
{
  unsigned int eax, ebx, ecx, edx;
  unsigned int eax, ebx, ecx, edx;
 
 
  if (!__get_cpuid (1, &eax, &ebx, &ecx, &edx))
  if (!__get_cpuid (1, &eax, &ebx, &ecx, &edx))
    return 0;
    return 0;
 
 
  /* Run SSE4.1 test only if host has SSE4.1 support.  */
  /* Run SSE4.1 test only if host has SSE4.1 support.  */
  if (ecx & bit_SSE4_1)
  if (ecx & bit_SSE4_1)
    do_test ();
    do_test ();
 
 
  return 0;
  return 0;
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.