URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 318 |
Rev 384 |
/* { dg-do run } */
|
/* { dg-do run } */
|
/* { dg-require-effective-target sse4 } */
|
/* { dg-require-effective-target sse4 } */
|
/* { dg-options "-O2 -msse4.1" } */
|
/* { dg-options "-O2 -msse4.1" } */
|
|
|
#ifndef CHECK_H
|
#ifndef CHECK_H
|
#define CHECK_H "sse4_1-check.h"
|
#define CHECK_H "sse4_1-check.h"
|
#endif
|
#endif
|
|
|
#ifndef TEST
|
#ifndef TEST
|
#define TEST sse4_1_test
|
#define TEST sse4_1_test
|
#endif
|
#endif
|
|
|
#include CHECK_H
|
#include CHECK_H
|
|
|
#include <smmintrin.h>
|
#include <smmintrin.h>
|
#include <string.h>
|
#include <string.h>
|
|
|
#define NUM 20
|
#define NUM 20
|
|
|
static void
|
static void
|
init_movntdqa (int *src)
|
init_movntdqa (int *src)
|
{
|
{
|
int i, j, sign = 1;
|
int i, j, sign = 1;
|
|
|
for (i = 0; i < NUM; i++)
|
for (i = 0; i < NUM; i++)
|
for (j = 0; j < 4; j++)
|
for (j = 0; j < 4; j++)
|
{
|
{
|
src[i * 4 + j] = j * i * i * sign;
|
src[i * 4 + j] = j * i * i * sign;
|
sign = -sign;
|
sign = -sign;
|
}
|
}
|
}
|
}
|
|
|
static void
|
static void
|
TEST (void)
|
TEST (void)
|
{
|
{
|
union
|
union
|
{
|
{
|
__m128i x[NUM];
|
__m128i x[NUM];
|
int i[NUM * 4];
|
int i[NUM * 4];
|
} dst, src;
|
} dst, src;
|
int i;
|
int i;
|
|
|
init_movntdqa (src.i);
|
init_movntdqa (src.i);
|
|
|
for (i = 0; i < NUM; i++)
|
for (i = 0; i < NUM; i++)
|
dst.x[i] = _mm_stream_load_si128 (&src.x[i]);
|
dst.x[i] = _mm_stream_load_si128 (&src.x[i]);
|
|
|
for (i = 0; i < NUM; i++)
|
for (i = 0; i < NUM; i++)
|
if (memcmp (&dst.x[i], &src.x[i], sizeof(src.x[i])))
|
if (memcmp (&dst.x[i], &src.x[i], sizeof(src.x[i])))
|
abort ();
|
abort ();
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.