URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 318 |
Rev 384 |
/* Test that the compiler properly optimizes vector shift instructions into
|
/* Test that the compiler properly optimizes vector shift instructions into
|
psha/pshl on XOP systems. */
|
psha/pshl on XOP systems. */
|
|
|
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-require-effective-target lp64 } */
|
/* { dg-require-effective-target lp64 } */
|
/* { dg-options "-O2 -mxop -ftree-vectorize" } */
|
/* { dg-options "-O2 -mxop -ftree-vectorize" } */
|
|
|
extern void exit (int);
|
extern void exit (int);
|
|
|
typedef long __m128i __attribute__ ((__vector_size__ (16), __may_alias__));
|
typedef long __m128i __attribute__ ((__vector_size__ (16), __may_alias__));
|
|
|
#define SIZE 10240
|
#define SIZE 10240
|
|
|
union {
|
union {
|
__m128i i_align;
|
__m128i i_align;
|
int i32[SIZE];
|
int i32[SIZE];
|
unsigned u32[SIZE];
|
unsigned u32[SIZE];
|
} a, b, c;
|
} a, b, c;
|
|
|
void
|
void
|
left_shift32 (void)
|
left_shift32 (void)
|
{
|
{
|
int i;
|
int i;
|
|
|
for (i = 0; i < SIZE; i++)
|
for (i = 0; i < SIZE; i++)
|
a.i32[i] = b.i32[i] << c.i32[i];
|
a.i32[i] = b.i32[i] << c.i32[i];
|
}
|
}
|
|
|
int main ()
|
int main ()
|
{
|
{
|
left_shfit32 ();
|
left_shfit32 ();
|
exit (0);
|
exit (0);
|
}
|
}
|
|
|
/* { dg-final { scan-assembler "vpshad" } } */
|
/* { dg-final { scan-assembler "vpshad" } } */
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.