URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 320 |
Rev 384 |
/* { dg-do compile } */
|
/* { dg-do compile } */
|
int x;
|
int x;
|
volatile unsigned int y;
|
volatile unsigned int y;
|
|
|
#define REPEAT10(X, Y) \
|
#define REPEAT10(X, Y) \
|
X(Y##0); X(Y##1); X(Y##2); X(Y##3); X(Y##4); \
|
X(Y##0); X(Y##1); X(Y##2); X(Y##3); X(Y##4); \
|
X(Y##5); X(Y##6); X(Y##7); X(Y##8); X(Y##9)
|
X(Y##5); X(Y##6); X(Y##7); X(Y##8); X(Y##9)
|
|
|
#define REPEAT30(X) REPEAT10 (X, 0); REPEAT10 (X, 1); REPEAT10 (X, 2)
|
#define REPEAT30(X) REPEAT10 (X, 0); REPEAT10 (X, 1); REPEAT10 (X, 2)
|
#define IN(X) unsigned int x##X = y
|
#define IN(X) unsigned int x##X = y
|
#define OUT(X) y = x##X
|
#define OUT(X) y = x##X
|
|
|
void __attribute__ ((interrupt_handler)) f1 (void)
|
void __attribute__ ((interrupt_handler)) f1 (void)
|
{
|
{
|
x = y + 11;
|
x = y + 11;
|
}
|
}
|
|
|
void __attribute__ ((interrupt_handler)) f2 (void)
|
void __attribute__ ((interrupt_handler)) f2 (void)
|
{
|
{
|
REPEAT30 (IN);
|
REPEAT30 (IN);
|
REPEAT30 (OUT);
|
REPEAT30 (OUT);
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.