URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 322 |
Rev 384 |
/* { dg-do compile } */
|
/* { dg-do compile } */
|
/* { dg-require-effective-target powerpc_altivec_ok } */
|
/* { dg-require-effective-target powerpc_altivec_ok } */
|
/* { dg-options "-O2 -maltivec -mabi=altivec -mcpu=cell" } */
|
/* { dg-options "-O2 -maltivec -mabi=altivec -mcpu=cell" } */
|
#include <altivec.h>
|
#include <altivec.h>
|
|
|
/* This used to ICE with reloading of a constant address. */
|
/* This used to ICE with reloading of a constant address. */
|
|
|
vector float f(void)
|
vector float f(void)
|
{
|
{
|
vector float * a = (void*)16;
|
vector float * a = (void*)16;
|
return vec_lvlx (0, a);
|
return vec_lvlx (0, a);
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.