URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 322 |
Rev 384 |
/* { dg-do compile { target { *-*-linux* && ilp32 } } } */
|
/* { dg-do compile { target { *-*-linux* && ilp32 } } } */
|
/* { dg-options "-O2" } */
|
/* { dg-options "-O2" } */
|
/* { dg-final { scan-assembler-times "@ha" 1 } } */
|
/* { dg-final { scan-assembler-times "@ha" 1 } } */
|
|
|
|
|
/* Test for PR 7003, address of array loaded int register
|
/* Test for PR 7003, address of array loaded int register
|
twice without any need. */
|
twice without any need. */
|
|
|
extern const char flags [256];
|
extern const char flags [256];
|
|
|
unsigned char * f (unsigned char * s) {
|
unsigned char * f (unsigned char * s) {
|
while (flags[*++s]);
|
while (flags[*++s]);
|
while (!flags[*++s]);
|
while (!flags[*++s]);
|
return s;
|
return s;
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.