URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 323 |
Rev 384 |
/* { dg-do run { xfail rx-*-* } } */
|
/* { dg-do run { xfail rx-*-* } } */
|
/* { dg-skip-if "skipped until patch for generic zero=width bit-field handling is accepted" { rx-*-* } { "*" } { "" } } */
|
/* { dg-skip-if "skipped until patch for generic zero=width bit-field handling is accepted" { rx-*-* } { "*" } { "" } } */
|
/* { dg-options "-msim" } */
|
/* { dg-options "-msim" } */
|
/* Note: The -msim abiove is actually there to override the default
|
/* Note: The -msim abiove is actually there to override the default
|
options which do not allow the GCC extension of zero-width bitfields. */
|
options which do not allow the GCC extension of zero-width bitfields. */
|
|
|
extern void abort (void);
|
extern void abort (void);
|
extern void exit (int);
|
extern void exit (int);
|
|
|
struct S_zero
|
struct S_zero
|
{
|
{
|
int f1: 4;
|
int f1: 4;
|
int f2: 0;
|
int f2: 0;
|
short f3: 4;
|
short f3: 4;
|
} S_zero;
|
} S_zero;
|
|
|
struct S_norm
|
struct S_norm
|
{
|
{
|
int f1: 4;
|
int f1: 4;
|
short f3: 4;
|
short f3: 4;
|
} S_norm;
|
} S_norm;
|
|
|
|
|
int
|
int
|
main (void)
|
main (void)
|
{
|
{
|
if (sizeof (S_zero) != 4 || sizeof (S_norm) != 8)
|
if (sizeof (S_zero) != 4 || sizeof (S_norm) != 8)
|
abort ();
|
abort ();
|
|
|
exit (0);
|
exit (0);
|
return 0;
|
return 0;
|
}
|
}
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.