OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gcc-4.5.1/] [gcc-4.5.1-or32-1.0rc2/] [gcc/] [testsuite/] [gcc.target/] [sh/] [sh2a-jsrn.c] - Diff between revs 325 and 384

Only display areas with differences | Details | Blame | View Log

Rev 325 Rev 384
/* Testcase to check generation of a SH2A specific instruction for
/* Testcase to check generation of a SH2A specific instruction for
   'JSR/N @Rm'.  */
   'JSR/N @Rm'.  */
/* { dg-do assemble {target sh*-*-*}}  */
/* { dg-do assemble {target sh*-*-*}}  */
/* { dg-options "-O0" }  */
/* { dg-options "-O0" }  */
/* { dg-skip-if "" { "sh*-*-*" } "*" "-m2a -m2a-nofpu -m2a-single -m2a-single-only" }  */
/* { dg-skip-if "" { "sh*-*-*" } "*" "-m2a -m2a-nofpu -m2a-single -m2a-single-only" }  */
/* { dg-final { scan-assembler "jsr/n"} }  */
/* { dg-final { scan-assembler "jsr/n"} }  */
 
 
void foo(void)
void foo(void)
{
{
}
}
 
 
void bar()
void bar()
{
{
  foo();
  foo();
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.