OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [gdb/] [config/] [i386/] [nm-i386.h] - Diff between revs 157 and 223

Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
/* Native macro definitions for GDB on an Intel i[3456]86.
/* Native macro definitions for GDB on an Intel i[3456]86.
   Copyright 2001, 2004, 2007, 2008 Free Software Foundation, Inc.
   Copyright 2001, 2004, 2007, 2008 Free Software Foundation, Inc.
 
 
   This file is part of GDB.
   This file is part of GDB.
 
 
   This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3 of the License, or
   the Free Software Foundation; either version 3 of the License, or
   (at your option) any later version.
   (at your option) any later version.
 
 
   This program is distributed in the hope that it will be useful,
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
   GNU General Public License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
#ifndef NM_I386_H
#ifndef NM_I386_H
#define NM_I386_H 1
#define NM_I386_H 1
 
 
/* Hardware-assisted breakpoints and watchpoints.  */
/* Hardware-assisted breakpoints and watchpoints.  */
 
 
/* Targets should define this to use the generic x86 watchpoint support.  */
/* Targets should define this to use the generic x86 watchpoint support.  */
#ifdef I386_USE_GENERIC_WATCHPOINTS
#ifdef I386_USE_GENERIC_WATCHPOINTS
 
 
/* Clear the reference counts and forget everything we knew about DRi.  */
/* Clear the reference counts and forget everything we knew about DRi.  */
extern void i386_cleanup_dregs (void);
extern void i386_cleanup_dregs (void);
 
 
/* Insert a watchpoint to watch a memory region which starts at
/* Insert a watchpoint to watch a memory region which starts at
   address ADDR and whose length is LEN bytes.  Watch memory accesses
   address ADDR and whose length is LEN bytes.  Watch memory accesses
   of the type TYPE.  Return 0 on success, -1 on failure.  */
   of the type TYPE.  Return 0 on success, -1 on failure.  */
extern int i386_insert_watchpoint (CORE_ADDR addr, int len, int type);
extern int i386_insert_watchpoint (CORE_ADDR addr, int len, int type);
 
 
/* Remove a watchpoint that watched the memory region which starts at
/* Remove a watchpoint that watched the memory region which starts at
   address ADDR, whose length is LEN bytes, and for accesses of the
   address ADDR, whose length is LEN bytes, and for accesses of the
   type TYPE.  Return 0 on success, -1 on failure.  */
   type TYPE.  Return 0 on success, -1 on failure.  */
extern int i386_remove_watchpoint (CORE_ADDR addr, int len, int type);
extern int i386_remove_watchpoint (CORE_ADDR addr, int len, int type);
 
 
/* Return non-zero if we can watch a memory region that starts at
/* Return non-zero if we can watch a memory region that starts at
   address ADDR and whose length is LEN bytes.  */
   address ADDR and whose length is LEN bytes.  */
extern int i386_region_ok_for_watchpoint (CORE_ADDR addr, int len);
extern int i386_region_ok_for_watchpoint (CORE_ADDR addr, int len);
 
 
/* Return non-zero if the inferior has some break/watchpoint that
/* Return non-zero if the inferior has some break/watchpoint that
   triggered.  */
   triggered.  */
extern int i386_stopped_by_hwbp (void);
extern int i386_stopped_by_hwbp (void);
 
 
/* If the inferior has some break/watchpoint that triggered, set
/* If the inferior has some break/watchpoint that triggered, set
   the address associated with that break/watchpoint and return
   the address associated with that break/watchpoint and return
   true.  Otherwise, return false.  */
   true.  Otherwise, return false.  */
extern int i386_stopped_data_address (CORE_ADDR *);
extern int i386_stopped_data_address (CORE_ADDR *);
 
 
/* Insert a hardware-assisted breakpoint at BP_TGT->placed_address.
/* Insert a hardware-assisted breakpoint at BP_TGT->placed_address.
   Return 0 on success, EBUSY on failure.  */
   Return 0 on success, EBUSY on failure.  */
struct bp_target_info;
struct bp_target_info;
extern int i386_insert_hw_breakpoint (struct bp_target_info *bp_tgt);
extern int i386_insert_hw_breakpoint (struct bp_target_info *bp_tgt);
 
 
/* Remove a hardware-assisted breakpoint at BP_TGT->placed_address.
/* Remove a hardware-assisted breakpoint at BP_TGT->placed_address.
   Return 0 on success, -1 on failure.  */
   Return 0 on success, -1 on failure.  */
extern int  i386_remove_hw_breakpoint (struct bp_target_info *bp_tgt);
extern int  i386_remove_hw_breakpoint (struct bp_target_info *bp_tgt);
 
 
/* Returns the number of hardware watchpoints of type TYPE that we can
/* Returns the number of hardware watchpoints of type TYPE that we can
   set.  Value is positive if we can set CNT watchpoints, zero if
   set.  Value is positive if we can set CNT watchpoints, zero if
   setting watchpoints of type TYPE is not supported, and negative if
   setting watchpoints of type TYPE is not supported, and negative if
   CNT is more than the maximum number of watchpoints of type TYPE
   CNT is more than the maximum number of watchpoints of type TYPE
   that we can support.  TYPE is one of bp_hardware_watchpoint,
   that we can support.  TYPE is one of bp_hardware_watchpoint,
   bp_read_watchpoint, bp_write_watchpoint, or bp_hardware_breakpoint.
   bp_read_watchpoint, bp_write_watchpoint, or bp_hardware_breakpoint.
   CNT is the number of such watchpoints used so far (including this
   CNT is the number of such watchpoints used so far (including this
   one).  OTHERTYPE is non-zero if other types of watchpoints are
   one).  OTHERTYPE is non-zero if other types of watchpoints are
   currently enabled.
   currently enabled.
 
 
   We always return 1 here because we don't have enough information
   We always return 1 here because we don't have enough information
   about possible overlap of addresses that they want to watch.  As an
   about possible overlap of addresses that they want to watch.  As an
   extreme example, consider the case where all the watchpoints watch
   extreme example, consider the case where all the watchpoints watch
   the same address and the same region length: then we can handle a
   the same address and the same region length: then we can handle a
   virtually unlimited number of watchpoints, due to debug register
   virtually unlimited number of watchpoints, due to debug register
   sharing implemented via reference counts in i386-nat.c.  */
   sharing implemented via reference counts in i386-nat.c.  */
 
 
#define TARGET_CAN_USE_HARDWARE_WATCHPOINT(type, cnt, ot) 1
#define TARGET_CAN_USE_HARDWARE_WATCHPOINT(type, cnt, ot) 1
 
 
/* Returns non-zero if we can use hardware watchpoints to watch a
/* Returns non-zero if we can use hardware watchpoints to watch a
   region whose address is ADDR and whose length is LEN.  */
   region whose address is ADDR and whose length is LEN.  */
 
 
#define TARGET_REGION_OK_FOR_HW_WATCHPOINT(addr, len) \
#define TARGET_REGION_OK_FOR_HW_WATCHPOINT(addr, len) \
  i386_region_ok_for_watchpoint (addr, len)
  i386_region_ok_for_watchpoint (addr, len)
 
 
/* After a watchpoint trap, the PC points to the instruction after the
/* After a watchpoint trap, the PC points to the instruction after the
   one that caused the trap.  Therefore we don't need to step over it.
   one that caused the trap.  Therefore we don't need to step over it.
   But we do need to reset the status register to avoid another trap.  */
   But we do need to reset the status register to avoid another trap.  */
 
 
#define HAVE_CONTINUABLE_WATCHPOINT 1
#define HAVE_CONTINUABLE_WATCHPOINT 1
 
 
extern int i386_stopped_by_watchpoint (void);
extern int i386_stopped_by_watchpoint (void);
 
 
#define STOPPED_BY_WATCHPOINT(W)       (i386_stopped_by_watchpoint () != 0)
#define STOPPED_BY_WATCHPOINT(W)       (i386_stopped_by_watchpoint () != 0)
 
 
#define target_stopped_data_address(target, x)  i386_stopped_data_address(x)
#define target_stopped_data_address(target, x)  i386_stopped_data_address(x)
 
 
/* Use these macros for watchpoint insertion/removal.  */
/* Use these macros for watchpoint insertion/removal.  */
 
 
#define target_insert_watchpoint(addr, len, type) \
#define target_insert_watchpoint(addr, len, type) \
  i386_insert_watchpoint (addr, len, type)
  i386_insert_watchpoint (addr, len, type)
 
 
#define target_remove_watchpoint(addr, len, type) \
#define target_remove_watchpoint(addr, len, type) \
  i386_remove_watchpoint (addr, len, type)
  i386_remove_watchpoint (addr, len, type)
 
 
#define target_insert_hw_breakpoint(bp_tgt) \
#define target_insert_hw_breakpoint(bp_tgt) \
  i386_insert_hw_breakpoint (bp_tgt)
  i386_insert_hw_breakpoint (bp_tgt)
 
 
#define target_remove_hw_breakpoint(bp_tgt) \
#define target_remove_hw_breakpoint(bp_tgt) \
  i386_remove_hw_breakpoint (bp_tgt)
  i386_remove_hw_breakpoint (bp_tgt)
 
 
#endif /* I386_USE_GENERIC_WATCHPOINTS */
#endif /* I386_USE_GENERIC_WATCHPOINTS */
 
 
#endif /* NM_I386_H */
#endif /* NM_I386_H */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.