OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [gdb/] [testsuite/] [gdb.arch/] [thumb-prologue.exp] - Diff between revs 157 and 223

Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
# Copyright 2006, 2007, 2008 Free Software Foundation, Inc.
# Copyright 2006, 2007, 2008 Free Software Foundation, Inc.
# This program is free software; you can redistribute it and/or modify
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 3 of the License, or
# the Free Software Foundation; either version 3 of the License, or
# (at your option) any later version.
# (at your option) any later version.
#
#
# This program is distributed in the hope that it will be useful,
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
# GNU General Public License for more details.
#
#
# You should have received a copy of the GNU General Public License
# You should have received a copy of the GNU General Public License
# along with this program.  If not, see .
# along with this program.  If not, see .
# Test ARM/Thumb prologue analyzer.
# Test ARM/Thumb prologue analyzer.
if {![istarget arm*-*]} then {
if {![istarget arm*-*]} then {
    verbose "Skipping ARM prologue tests."
    verbose "Skipping ARM prologue tests."
    return
    return
}
}
set testfile "thumb-prologue"
set testfile "thumb-prologue"
set srcfile ${testfile}.c
set srcfile ${testfile}.c
set binfile ${objdir}/${subdir}/${testfile}
set binfile ${objdir}/${subdir}/${testfile}
# Don't use "debug", so that we don't have line information for the assembly
# Don't use "debug", so that we don't have line information for the assembly
# fragments.
# fragments.
if { [gdb_compile "${srcdir}/${subdir}/${srcfile}" "${binfile}" executable {"additional_flags=-mthumb"}] != "" } {
if { [gdb_compile "${srcdir}/${subdir}/${srcfile}" "${binfile}" executable {"additional_flags=-mthumb"}] != "" } {
    untested "ARM prologue tests"
    untested "ARM prologue tests"
    return -1
    return -1
}
}
gdb_exit
gdb_exit
gdb_start
gdb_start
gdb_reinitialize_dir $srcdir/$subdir
gdb_reinitialize_dir $srcdir/$subdir
gdb_load ${binfile}
gdb_load ${binfile}
#
#
# Run to `main' where we begin our tests.
# Run to `main' where we begin our tests.
#
#
if ![runto_main] then {
if ![runto_main] then {
    untested "ARM prologue tests"
    untested "ARM prologue tests"
    return -1
    return -1
}
}
# Testcase for TPCS prologue.
# Testcase for TPCS prologue.
gdb_breakpoint "* *(int *)tpcs_offset + (int) &tpcs_frame_1"
gdb_breakpoint "* *(int *)tpcs_offset + (int) &tpcs_frame_1"
gdb_test "continue" "Breakpoint .*, $hex in tpcs_frame_1 \\(\\)" \
gdb_test "continue" "Breakpoint .*, $hex in tpcs_frame_1 \\(\\)" \
    "continue to TPCS"
    "continue to TPCS"
gdb_test "backtrace 10" \
gdb_test "backtrace 10" \
        "#0\[ \t\]*$hex in tpcs_frame_1 .*\r\n#1\[ \t\]*$hex in tpcs_frame .*\r\n#2\[ \t\]*$hex in main.*" \
        "#0\[ \t\]*$hex in tpcs_frame_1 .*\r\n#1\[ \t\]*$hex in tpcs_frame .*\r\n#2\[ \t\]*$hex in main.*" \
        "backtrace in TPCS"
        "backtrace in TPCS"
gdb_test "info frame" \
gdb_test "info frame" \
        ".*Saved registers:.*r7 at.*r10 at.*r11 at.*lr at.*pc at .*" \
        ".*Saved registers:.*r7 at.*r10 at.*r11 at.*lr at.*pc at .*" \
        "saved registers in TPCS"
        "saved registers in TPCS"
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.