OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [d10v/] [Makefile.in] - Diff between revs 157 and 223

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
#    Makefile template for Configure for the D10v sim library.
#    Makefile template for Configure for the D10v sim library.
#    Copyright (C) 1996, 1997, 2007, 2008 Free Software Foundation, Inc.
#    Copyright (C) 1996, 1997, 2007, 2008 Free Software Foundation, Inc.
#    Written by Cygnus Support.
#    Written by Cygnus Support.
#
#
# This program is free software; you can redistribute it and/or modify
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 3 of the License, or
# the Free Software Foundation; either version 3 of the License, or
# (at your option) any later version.
# (at your option) any later version.
#
#
# This program is distributed in the hope that it will be useful,
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
# GNU General Public License for more details.
#
#
# You should have received a copy of the GNU General Public License
# You should have received a copy of the GNU General Public License
# along with this program.  If not, see .
# along with this program.  If not, see .
## COMMON_PRE_CONFIG_FRAG
## COMMON_PRE_CONFIG_FRAG
SIM_OBJS = interp.o table.o simops.o endian.o sim-load.o
SIM_OBJS = interp.o table.o simops.o endian.o sim-load.o
SIM_EXTRA_CLEAN = clean-extra
SIM_EXTRA_CLEAN = clean-extra
SIM_EXTRA_CFLAGS = -DNEED_UI_LOOP_HOOK -DSIM_HAVE_ENVIRONMENT
SIM_EXTRA_CFLAGS = -DNEED_UI_LOOP_HOOK -DSIM_HAVE_ENVIRONMENT
INCLUDE = d10v_sim.h $(srcroot)/include/gdb/callback.h targ-vals.h endian.c \
INCLUDE = d10v_sim.h $(srcroot)/include/gdb/callback.h targ-vals.h endian.c \
        $(srcroot)/include/gdb/sim-d10v.h
        $(srcroot)/include/gdb/sim-d10v.h
# This selects the d10v newlib/libgloss syscall definitions.
# This selects the d10v newlib/libgloss syscall definitions.
NL_TARGET = -DNL_TARGET_d10v
NL_TARGET = -DNL_TARGET_d10v
## COMMON_POST_CONFIG_FRAG
## COMMON_POST_CONFIG_FRAG
simops.h: gencode
simops.h: gencode
        ./gencode -h >$@
        ./gencode -h >$@
table.c: gencode simops.h
table.c: gencode simops.h
        ./gencode >$@
        ./gencode >$@
gencode.o: gencode.c $(INCLUDE)
gencode.o: gencode.c $(INCLUDE)
        $(CC_FOR_BUILD) $(BUILD_CFLAGS) -c $(srcdir)/gencode.c
        $(CC_FOR_BUILD) $(BUILD_CFLAGS) -c $(srcdir)/gencode.c
d10v-opc.o: $(srcdir)/../../opcodes/d10v-opc.c
d10v-opc.o: $(srcdir)/../../opcodes/d10v-opc.c
        $(CC_FOR_BUILD) $(BUILD_CFLAGS) -c $(srcdir)/../../opcodes/d10v-opc.c
        $(CC_FOR_BUILD) $(BUILD_CFLAGS) -c $(srcdir)/../../opcodes/d10v-opc.c
gencode: gencode.o d10v-opc.o
gencode: gencode.o d10v-opc.o
        $(CC_FOR_BUILD) $(BUILD_CFLAGS) -o gencode gencode.o d10v-opc.o $(BUILD_LIB)
        $(CC_FOR_BUILD) $(BUILD_CFLAGS) -o gencode gencode.o d10v-opc.o $(BUILD_LIB)
clean-extra:
clean-extra:
        rm -f table.c simops.h gencode
        rm -f table.c simops.h gencode
interp.o: interp.c table.c $(INCLUDE)
interp.o: interp.c table.c $(INCLUDE)
simops.o: simops.c simops.h $(INCLUDE)
simops.o: simops.c simops.h $(INCLUDE)
endian.o: endian.c $(INCLUDE)
endian.o: endian.c $(INCLUDE)
table.o: table.c
table.o: table.c
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.