OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [iq2000/] [cpu.c] - Diff between revs 157 and 223

Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
/* Misc. support for CPU family iq2000bf.
/* Misc. support for CPU family iq2000bf.
 
 
THIS FILE IS MACHINE GENERATED WITH CGEN.
THIS FILE IS MACHINE GENERATED WITH CGEN.
 
 
Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.
 
 
This file is part of the GNU simulators.
This file is part of the GNU simulators.
 
 
This program is free software; you can redistribute it and/or modify
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
(at your option) any later version.
 
 
This program is distributed in the hope that it will be useful,
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.
GNU General Public License for more details.
 
 
You should have received a copy of the GNU General Public License
You should have received a copy of the GNU General Public License
along with this program.  If not, see <http://www.gnu.org/licenses/>.
along with this program.  If not, see <http://www.gnu.org/licenses/>.
 
 
*/
*/
 
 
#define WANT_CPU iq2000bf
#define WANT_CPU iq2000bf
#define WANT_CPU_IQ2000BF
#define WANT_CPU_IQ2000BF
 
 
#include "sim-main.h"
#include "sim-main.h"
#include "cgen-ops.h"
#include "cgen-ops.h"
 
 
/* Get the value of h-pc.  */
/* Get the value of h-pc.  */
 
 
USI
USI
iq2000bf_h_pc_get (SIM_CPU *current_cpu)
iq2000bf_h_pc_get (SIM_CPU *current_cpu)
{
{
  return GET_H_PC ();
  return GET_H_PC ();
}
}
 
 
/* Set a value for h-pc.  */
/* Set a value for h-pc.  */
 
 
void
void
iq2000bf_h_pc_set (SIM_CPU *current_cpu, USI newval)
iq2000bf_h_pc_set (SIM_CPU *current_cpu, USI newval)
{
{
  SET_H_PC (newval);
  SET_H_PC (newval);
}
}
 
 
/* Get the value of h-gr.  */
/* Get the value of h-gr.  */
 
 
SI
SI
iq2000bf_h_gr_get (SIM_CPU *current_cpu, UINT regno)
iq2000bf_h_gr_get (SIM_CPU *current_cpu, UINT regno)
{
{
  return GET_H_GR (regno);
  return GET_H_GR (regno);
}
}
 
 
/* Set a value for h-gr.  */
/* Set a value for h-gr.  */
 
 
void
void
iq2000bf_h_gr_set (SIM_CPU *current_cpu, UINT regno, SI newval)
iq2000bf_h_gr_set (SIM_CPU *current_cpu, UINT regno, SI newval)
{
{
  SET_H_GR (regno, newval);
  SET_H_GR (regno, newval);
}
}
 
 
/* Record trace results for INSN.  */
/* Record trace results for INSN.  */
 
 
void
void
iq2000bf_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,
iq2000bf_record_trace_results (SIM_CPU *current_cpu, CGEN_INSN *insn,
                            int *indices, TRACE_RECORD *tr)
                            int *indices, TRACE_RECORD *tr)
{
{
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.