OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [mips/] [m16run.c] - Diff between revs 157 and 223

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
/*  This file is part of the program psim.
/*  This file is part of the program psim.
 
 
    Copyright (C) 1998, Andrew Cagney <cagney@highland.com.au>
    Copyright (C) 1998, Andrew Cagney <cagney@highland.com.au>
 
 
    This program is free software; you can redistribute it and/or modify
    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation; either version 2 of the License, or
    the Free Software Foundation; either version 2 of the License, or
    (at your option) any later version.
    (at your option) any later version.
 
 
    This program is distributed in the hope that it will be useful,
    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.
    GNU General Public License for more details.
 
 
    You should have received a copy of the GNU General Public License
    You should have received a copy of the GNU General Public License
    along with this program; if not, write to the Free Software
    along with this program; if not, write to the Free Software
    Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
    Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 
 
    */
    */
 
 
#include "sim-main.h"
#include "sim-main.h"
#include "m16_idecode.h"
#include "m16_idecode.h"
#include "m32_idecode.h"
#include "m32_idecode.h"
#include "bfd.h"
#include "bfd.h"
 
 
 
 
#define SD sd
#define SD sd
#define CPU cpu
#define CPU cpu
 
 
void
void
sim_engine_run (SIM_DESC sd,
sim_engine_run (SIM_DESC sd,
                int next_cpu_nr,
                int next_cpu_nr,
                int nr_cpus, /* ignore */
                int nr_cpus, /* ignore */
                int siggnal) /* ignore */
                int siggnal) /* ignore */
{
{
  sim_cpu *cpu = STATE_CPU (sd, next_cpu_nr);
  sim_cpu *cpu = STATE_CPU (sd, next_cpu_nr);
  address_word cia = CIA_GET (cpu);
  address_word cia = CIA_GET (cpu);
 
 
  while (1)
  while (1)
    {
    {
      address_word nia;
      address_word nia;
 
 
#if defined (ENGINE_ISSUE_PREFIX_HOOK)
#if defined (ENGINE_ISSUE_PREFIX_HOOK)
      ENGINE_ISSUE_PREFIX_HOOK ();
      ENGINE_ISSUE_PREFIX_HOOK ();
#endif
#endif
 
 
      if ((cia & 1))
      if ((cia & 1))
        {
        {
          m16_instruction_word instruction_0 = IMEM16 (cia);
          m16_instruction_word instruction_0 = IMEM16 (cia);
          nia = m16_idecode_issue (sd, instruction_0, cia);
          nia = m16_idecode_issue (sd, instruction_0, cia);
        }
        }
      else
      else
        {
        {
          m32_instruction_word instruction_0 = IMEM32 (cia);
          m32_instruction_word instruction_0 = IMEM32 (cia);
          nia = m32_idecode_issue (sd, instruction_0, cia);
          nia = m32_idecode_issue (sd, instruction_0, cia);
        }
        }
 
 
#if defined (ENGINE_ISSUE_POSTFIX_HOOK)
#if defined (ENGINE_ISSUE_POSTFIX_HOOK)
      ENGINE_ISSUE_POSTFIX_HOOK ();
      ENGINE_ISSUE_POSTFIX_HOOK ();
#endif
#endif
 
 
      /* Update the instruction address */
      /* Update the instruction address */
      cia = nia;
      cia = nia;
 
 
      /* process any events */
      /* process any events */
      if (sim_events_tick (sd))
      if (sim_events_tick (sd))
        {
        {
          CIA_SET (CPU, cia);
          CIA_SET (CPU, cia);
          sim_events_process (sd);
          sim_events_process (sd);
          cia = CIA_GET (CPU);
          cia = CIA_GET (CPU);
        }
        }
 
 
    }
    }
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.