OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [ppc/] [altivec_expression.h] - Diff between revs 157 and 223

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
/* Altivec expression macros, for PSIM, the PowerPC simulator.
/* Altivec expression macros, for PSIM, the PowerPC simulator.
 
 
   Copyright 2003, 2007, 2008 Free Software Foundation, Inc.
   Copyright 2003, 2007, 2008 Free Software Foundation, Inc.
 
 
   Contributed by Red Hat Inc; developed under contract from Motorola.
   Contributed by Red Hat Inc; developed under contract from Motorola.
   Written by matthew green <mrg@redhat.com>.
   Written by matthew green <mrg@redhat.com>.
 
 
   This file is part of GDB.
   This file is part of GDB.
 
 
   This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3 of the License, or
   the Free Software Foundation; either version 3 of the License, or
   (at your option) any later version.
   (at your option) any later version.
 
 
   This program is distributed in the hope that it will be useful,
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
   GNU General Public License for more details.
 
 
   You should have received a copy of the GNU General Public License
   You should have received a copy of the GNU General Public License
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
 
/* AltiVec macro helpers.  */
/* AltiVec macro helpers.  */
 
 
#define ALTIVEC_SET_CR6(vS, checkone) \
#define ALTIVEC_SET_CR6(vS, checkone) \
do { \
do { \
  if (checkone && ((*vS).w[0] == 0xffffffff && \
  if (checkone && ((*vS).w[0] == 0xffffffff && \
                   (*vS).w[1] == 0xffffffff && \
                   (*vS).w[1] == 0xffffffff && \
                   (*vS).w[2] == 0xffffffff && \
                   (*vS).w[2] == 0xffffffff && \
                   (*vS).w[3] == 0xffffffff)) \
                   (*vS).w[3] == 0xffffffff)) \
    CR_SET(6, 1 << 3); \
    CR_SET(6, 1 << 3); \
  else if ((*vS).w[0] == 0 && \
  else if ((*vS).w[0] == 0 && \
           (*vS).w[1] == 0 && \
           (*vS).w[1] == 0 && \
           (*vS).w[2] == 0 && \
           (*vS).w[2] == 0 && \
           (*vS).w[3] == 0) \
           (*vS).w[3] == 0) \
    CR_SET(6, 1 << 1); \
    CR_SET(6, 1 << 1); \
  else \
  else \
    CR_SET(6, 0); \
    CR_SET(6, 0); \
} while (0)
} while (0)
 
 
#define VSCR_SAT        0x00000001
#define VSCR_SAT        0x00000001
#define VSCR_NJ         0x00010000
#define VSCR_NJ         0x00010000
 
 
#define ALTIVEC_SET_SAT(sat) \
#define ALTIVEC_SET_SAT(sat) \
do { \
do { \
  if (sat) \
  if (sat) \
    VSCR |= VSCR_SAT; \
    VSCR |= VSCR_SAT; \
} while (0)
} while (0)
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.