OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [d10v-elf/] [t-ae-st-ip.s] - Diff between revs 157 and 223

Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
.include "t-macros.i"
.include "t-macros.i"
 
 
        start
        start
 
 
        PSW_BITS = 0
        PSW_BITS = 0
        point_dmap_at_imem
        point_dmap_at_imem
        check_interrupt (VEC_AE&DMAP_MASK)+DMAP_BASE PSW_BITS test_st
        check_interrupt (VEC_AE&DMAP_MASK)+DMAP_BASE PSW_BITS test_st
 
 
        ldi r10,#0x4000
        ldi r10,#0x4000
        st r8, @r10+
        st r8, @r10+
 
 
        ldi r10,#0x4001
        ldi r10,#0x4001
test_st:
test_st:
        st r8,@r10+
        st r8,@r10+
        nop
        nop
        exit47
        exit47
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.