URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 157 |
Rev 223 |
# arm testcase for add
|
# arm testcase for add
|
# mach: all
|
# mach: all
|
|
|
# ??? Unfinished, more tests needed.
|
# ??? Unfinished, more tests needed.
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
start
|
start
|
|
|
# add$cond${set-cc?} $rd,$rn,$imm12
|
# add$cond${set-cc?} $rd,$rn,$imm12
|
|
|
.global add_imm
|
.global add_imm
|
add_imm:
|
add_imm:
|
mvi_h_gr r4,1
|
mvi_h_gr r4,1
|
mvi_h_cnvz 0,0,0,0
|
mvi_h_cnvz 0,0,0,0
|
add r5,r4,#1
|
add r5,r4,#1
|
test_h_cnvz 0,0,0,0
|
test_h_cnvz 0,0,0,0
|
test_h_gr r5,2
|
test_h_gr r5,2
|
|
|
# add$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
|
# add$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
|
|
|
.global add_reg_imm_shift
|
.global add_reg_imm_shift
|
add_reg_imm_shift:
|
add_reg_imm_shift:
|
mvi_h_gr r4,1
|
mvi_h_gr r4,1
|
mvi_h_gr r5,1
|
mvi_h_gr r5,1
|
mvi_h_cnvz 0,0,0,0
|
mvi_h_cnvz 0,0,0,0
|
add r6,r4,r5,lsl #2
|
add r6,r4,r5,lsl #2
|
test_h_cnvz 0,0,0,0
|
test_h_cnvz 0,0,0,0
|
test_h_gr r6,5
|
test_h_gr r6,5
|
|
|
# add$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
|
# add$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
|
|
|
.global add_reg_reg_shift
|
.global add_reg_reg_shift
|
add_reg_reg_shift:
|
add_reg_reg_shift:
|
mvi_h_gr r4,1
|
mvi_h_gr r4,1
|
mvi_h_gr r5,1
|
mvi_h_gr r5,1
|
mvi_h_gr r6,2
|
mvi_h_gr r6,2
|
mvi_h_cnvz 0,0,0,0
|
mvi_h_cnvz 0,0,0,0
|
add r7,r4,r5,lsl r6
|
add r7,r4,r5,lsl r6
|
test_h_cnvz 0,0,0,0
|
test_h_cnvz 0,0,0,0
|
test_h_gr r7,5
|
test_h_gr r7,5
|
|
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.