OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [arm/] [orr.cgs] - Diff between revs 157 and 223

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
# arm testcase for orr$cond${set-cc?} $rd,$rn,$imm12
# arm testcase for orr$cond${set-cc?} $rd,$rn,$imm12
# mach: unfinished
# mach: unfinished
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global orr_imm
        .global orr_imm
orr_imm:
orr_imm:
        orr00 pc,pc,0
        orr00 pc,pc,0
        pass
        pass
# arm testcase for orr$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
# arm testcase for orr$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
# mach: unfinished
# mach: unfinished
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global orr_reg_imm_shift
        .global orr_reg_imm_shift
orr_reg_imm_shift:
orr_reg_imm_shift:
        orr00 pc,pc,pc,lsl 0
        orr00 pc,pc,pc,lsl 0
        pass
        pass
# arm testcase for orr$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
# arm testcase for orr$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
# mach: unfinished
# mach: unfinished
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global orr_reg_reg_shift
        .global orr_reg_reg_shift
orr_reg_reg_shift:
orr_reg_reg_shift:
        orr00 pc,pc,pc,lsl pc
        orr00 pc,pc,pc,lsl pc
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.