URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 24 |
Rev 157 |
# fr30 testcase for addsp $s10
|
# fr30 testcase for addsp $s10
|
# mach(): fr30
|
# mach(): fr30
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
START
|
START
|
|
|
.text
|
.text
|
.global addsp
|
.global addsp
|
addsp:
|
addsp:
|
; Test addsp $s10
|
; Test addsp $s10
|
mvr_h_gr sp,r7 ; save stack pointer permanently
|
mvr_h_gr sp,r7 ; save stack pointer permanently
|
mvr_h_gr sp,r8 ; Shadow updated sp
|
mvr_h_gr sp,r8 ; Shadow updated sp
|
set_cc 0x0f ; Condition codes are irrelevent
|
set_cc 0x0f ; Condition codes are irrelevent
|
addsp 508
|
addsp 508
|
test_cc 1 1 1 1
|
test_cc 1 1 1 1
|
inci_h_gr 508,r8
|
inci_h_gr 508,r8
|
testr_h_gr r8,sp
|
testr_h_gr r8,sp
|
|
|
set_cc 0x0e ; Condition codes are irrelevent
|
set_cc 0x0e ; Condition codes are irrelevent
|
addsp 0
|
addsp 0
|
test_cc 1 1 1 0
|
test_cc 1 1 1 0
|
testr_h_gr r8,sp
|
testr_h_gr r8,sp
|
|
|
set_cc 0x0d ; Condition codes are irrelevent
|
set_cc 0x0d ; Condition codes are irrelevent
|
addsp -512
|
addsp -512
|
test_cc 1 1 0 1
|
test_cc 1 1 0 1
|
inci_h_gr -512,r8
|
inci_h_gr -512,r8
|
testr_h_gr r8,sp
|
testr_h_gr r8,sp
|
|
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.