OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [fr30/] [blt.cgs] - Diff between revs 157 and 223

Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
# fr30 testcase for blt $label9
# fr30 testcase for blt $label9
# mach(): fr30
# mach(): fr30
        .include "testutils.inc"
        .include "testutils.inc"
        START
        START
        .text
        .text
        .global blt
        .global blt
blt:
blt:
        ; Test blt $label9
        ; Test blt $label9
        set_cc          0x0f            ; condition codes are irrelevent
        set_cc          0x0f            ; condition codes are irrelevent
        no_branch       blt
        no_branch       blt
        set_cc          0x0e            ; condition codes are irrelevent
        set_cc          0x0e            ; condition codes are irrelevent
        no_branch       blt
        no_branch       blt
        set_cc          0x0d            ; condition codes are irrelevent
        set_cc          0x0d            ; condition codes are irrelevent
        take_branch     blt
        take_branch     blt
        set_cc          0x0c            ; condition codes are irrelevent
        set_cc          0x0c            ; condition codes are irrelevent
        take_branch     blt
        take_branch     blt
        set_cc          0x0b            ; condition codes are irrelevent
        set_cc          0x0b            ; condition codes are irrelevent
        no_branch       blt
        no_branch       blt
        set_cc          0x0a            ; condition codes are irrelevent
        set_cc          0x0a            ; condition codes are irrelevent
        no_branch       blt
        no_branch       blt
        set_cc          0x09            ; condition codes are irrelevent
        set_cc          0x09            ; condition codes are irrelevent
        take_branch     blt
        take_branch     blt
        set_cc          0x08            ; condition codes are irrelevent
        set_cc          0x08            ; condition codes are irrelevent
        take_branch     blt
        take_branch     blt
        set_cc          0x07            ; condition codes are irrelevent
        set_cc          0x07            ; condition codes are irrelevent
        take_branch     blt
        take_branch     blt
        set_cc          0x06            ; condition codes are irrelevent
        set_cc          0x06            ; condition codes are irrelevent
        take_branch     blt
        take_branch     blt
        set_cc          0x05            ; condition codes are irrelevent
        set_cc          0x05            ; condition codes are irrelevent
        no_branch       blt
        no_branch       blt
        set_cc          0x04            ; condition codes are irrelevent
        set_cc          0x04            ; condition codes are irrelevent
        no_branch       blt
        no_branch       blt
        set_cc          0x03            ; condition codes are irrelevent
        set_cc          0x03            ; condition codes are irrelevent
        take_branch     blt
        take_branch     blt
        set_cc          0x02            ; condition codes are irrelevent
        set_cc          0x02            ; condition codes are irrelevent
        take_branch     blt
        take_branch     blt
        set_cc          0x01            ; condition codes are irrelevent
        set_cc          0x01            ; condition codes are irrelevent
        no_branch       blt
        no_branch       blt
        set_cc          0x00            ; condition codes are irrelevent
        set_cc          0x00            ; condition codes are irrelevent
        no_branch       blt
        no_branch       blt
        ; Test blt:d label9
        ; Test blt:d label9
        set_cc          0x0f            ; condition codes are irrelevent
        set_cc          0x0f            ; condition codes are irrelevent
        no_branch_d     blt:d 0xf
        no_branch_d     blt:d 0xf
        set_cc          0x0e            ; condition codes are irrelevent
        set_cc          0x0e            ; condition codes are irrelevent
        no_branch_d     blt:d 0xe
        no_branch_d     blt:d 0xe
        set_cc          0x0d            ; condition codes are irrelevent
        set_cc          0x0d            ; condition codes are irrelevent
        take_branch_d   blt:d 0xd
        take_branch_d   blt:d 0xd
        set_cc          0x0c            ; condition codes are irrelevent
        set_cc          0x0c            ; condition codes are irrelevent
        take_branch_d   blt:d 0xc
        take_branch_d   blt:d 0xc
        set_cc          0x0b            ; condition codes are irrelevent
        set_cc          0x0b            ; condition codes are irrelevent
        no_branch_d     blt:d 0xb
        no_branch_d     blt:d 0xb
        set_cc          0x0a            ; condition codes are irrelevent
        set_cc          0x0a            ; condition codes are irrelevent
        no_branch_d     blt:d 0xa
        no_branch_d     blt:d 0xa
        set_cc          0x09            ; condition codes are irrelevent
        set_cc          0x09            ; condition codes are irrelevent
        take_branch_d   blt:d 0x9
        take_branch_d   blt:d 0x9
        set_cc          0x08            ; condition codes are irrelevent
        set_cc          0x08            ; condition codes are irrelevent
        take_branch_d   blt:d 0x8
        take_branch_d   blt:d 0x8
        set_cc          0x07            ; condition codes are irrelevent
        set_cc          0x07            ; condition codes are irrelevent
        take_branch_d   blt:d 0x7
        take_branch_d   blt:d 0x7
        set_cc          0x06            ; condition codes are irrelevent
        set_cc          0x06            ; condition codes are irrelevent
        take_branch_d   blt:d 0x6
        take_branch_d   blt:d 0x6
        set_cc          0x05            ; condition codes are irrelevent
        set_cc          0x05            ; condition codes are irrelevent
        no_branch_d     blt:d 0x5
        no_branch_d     blt:d 0x5
        set_cc          0x04            ; condition codes are irrelevent
        set_cc          0x04            ; condition codes are irrelevent
        no_branch_d     blt:d 0x4
        no_branch_d     blt:d 0x4
        set_cc          0x03            ; condition codes are irrelevent
        set_cc          0x03            ; condition codes are irrelevent
        take_branch_d   blt:d 0x3
        take_branch_d   blt:d 0x3
        set_cc          0x02            ; condition codes are irrelevent
        set_cc          0x02            ; condition codes are irrelevent
        take_branch_d   blt:d 0x2
        take_branch_d   blt:d 0x2
        set_cc          0x01            ; condition codes are irrelevent
        set_cc          0x01            ; condition codes are irrelevent
        no_branch_d     blt:d 0x1
        no_branch_d     blt:d 0x1
        set_cc          0x00            ; condition codes are irrelevent
        set_cc          0x00            ; condition codes are irrelevent
        no_branch_d     blt:d 0x0
        no_branch_d     blt:d 0x0
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.