OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [fr30/] [div4s.cgs] - Diff between revs 24 and 157

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 24	Rev 157
`# fr30 testcase for div4s`	`# fr30 testcase for div4s`
`# mach(): fr30`	`# mach(): fr30`

`.include "testutils.inc"`	`.include "testutils.inc"`

`START`	`START`

`.text`	`.text`
`.global div4s`	`.global div4s`
`div4s:`	`div4s:`
`; Test div4s`	`; Test div4s`
`; example from the manual`	`; example from the manual`
`mvi_h_gr 0x00ffffff,r2`	`mvi_h_gr 0x00ffffff,r2`
`mvi_h_dr 0x00000000,mdh`	`mvi_h_dr 0x00000000,mdh`
`mvi_h_dr 0x0000000f,mdl`	`mvi_h_dr 0x0000000f,mdl`
`set_dbits 0x3`	`set_dbits 0x3`
`set_cc 0x0f`	`set_cc 0x0f`
`div4s`	`div4s`
`test_cc 1 1 1 1`	`test_cc 1 1 1 1`
`test_dbits 0x3`	`test_dbits 0x3`
`test_h_gr 0x00ffffff,r2`	`test_h_gr 0x00ffffff,r2`
`test_h_dr 0x00000000,mdh`	`test_h_dr 0x00000000,mdh`
`test_h_dr 0xfffffff1,mdl`	`test_h_dr 0xfffffff1,mdl`

`set_dbits 0x0`	`set_dbits 0x0`
`set_cc 0x00`	`set_cc 0x00`
`div4s`	`div4s`
`test_cc 0 0 0 0`	`test_cc 0 0 0 0`
`test_dbits 0x0`	`test_dbits 0x0`
`test_h_gr 0x00ffffff,r2`	`test_h_gr 0x00ffffff,r2`
`test_h_dr 0x00000000,mdh`	`test_h_dr 0x00000000,mdh`
`test_h_dr 0xfffffff1,mdl`	`test_h_dr 0xfffffff1,mdl`

`pass`	`pass`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.