OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [fr30/] [eorb.cgs] - Diff between revs 157 and 223

Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
# fr30 testcase for eorb $Rj,$Ri, eorb $Rj,@$Ri
# fr30 testcase for eorb $Rj,$Ri, eorb $Rj,@$Ri
# mach(): fr30
# mach(): fr30
        .include "testutils.inc"
        .include "testutils.inc"
        START
        START
        .text
        .text
        .global eorb
        .global eorb
eorb:
eorb:
        ; Test eorb $Rj,@$Ri
        ; Test eorb $Rj,@$Ri
        mvi_h_gr        0xaaaaaaaa,r7
        mvi_h_gr        0xaaaaaaaa,r7
        mvi_h_mem       0x55555555,sp
        mvi_h_mem       0x55555555,sp
        set_cc          0x07            ; Set mask opposite of expected
        set_cc          0x07            ; Set mask opposite of expected
        eorb            r7,@sp
        eorb            r7,@sp
        test_cc         1 0 1 1
        test_cc         1 0 1 1
        test_h_mem      0xff555555,sp
        test_h_mem      0xff555555,sp
        mvi_h_gr        0xaaaaaa00,r7
        mvi_h_gr        0xaaaaaa00,r7
        mvi_h_mem       0x00555555,sp
        mvi_h_mem       0x00555555,sp
        set_cc          0x08            ; Set mask opposite of expected
        set_cc          0x08            ; Set mask opposite of expected
        eorb            r7,@sp
        eorb            r7,@sp
        test_cc         0 1 0 0
        test_cc         0 1 0 0
        test_h_mem      0x00555555,sp
        test_h_mem      0x00555555,sp
        mvi_h_gr        0xaaaaaa55,r7
        mvi_h_gr        0xaaaaaa55,r7
        mvi_h_mem       0x55aaaaaa,sp
        mvi_h_mem       0x55aaaaaa,sp
        set_cc          0x0b            ; Set mask opposite of expected
        set_cc          0x0b            ; Set mask opposite of expected
        eorb            r7,@sp
        eorb            r7,@sp
        test_cc         0 1 1 1
        test_cc         0 1 1 1
        test_h_mem      0x00aaaaaa,sp
        test_h_mem      0x00aaaaaa,sp
        mvi_h_gr        0x000000d0,r7
        mvi_h_gr        0x000000d0,r7
        mvi_h_mem       0x0eadbeef,sp
        mvi_h_mem       0x0eadbeef,sp
        set_cc          0x05            ; Set mask opposite of expected
        set_cc          0x05            ; Set mask opposite of expected
        eorb            r7,@sp
        eorb            r7,@sp
        test_cc         1 0 0 1
        test_cc         1 0 0 1
        test_h_mem      0xdeadbeef,sp
        test_h_mem      0xdeadbeef,sp
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.