URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 157 |
Rev 223 |
# fr30 testcase for ldi32 $i32,$Ri
|
# fr30 testcase for ldi32 $i32,$Ri
|
# mach(): fr30
|
# mach(): fr30
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
START
|
START
|
|
|
.text
|
.text
|
.global ldi32
|
.global ldi32
|
ldi32:
|
ldi32:
|
; Test ldi32 $i32,$Ri
|
; Test ldi32 $i32,$Ri
|
set_cc 0x0f ; condition codes should not change
|
set_cc 0x0f ; condition codes should not change
|
ldi32 #0x00000000,r7
|
ldi32 #0x00000000,r7
|
test_cc 1 1 1 1
|
test_cc 1 1 1 1
|
test_h_gr 0,r7
|
test_h_gr 0,r7
|
|
|
set_cc 0x07 ; condition codes should not change
|
set_cc 0x07 ; condition codes should not change
|
ldi:32 1,r7
|
ldi:32 1,r7
|
test_cc 0 1 1 1
|
test_cc 0 1 1 1
|
test_h_gr 1,r7
|
test_h_gr 1,r7
|
|
|
set_cc 0x0b ; condition codes should not change
|
set_cc 0x0b ; condition codes should not change
|
ldi32 0x7fffffff,r7
|
ldi32 0x7fffffff,r7
|
test_cc 1 0 1 1
|
test_cc 1 0 1 1
|
test_h_gr 0x7fffffff,r7
|
test_h_gr 0x7fffffff,r7
|
|
|
set_cc 0x0d ; condition codes should not change
|
set_cc 0x0d ; condition codes should not change
|
ldi:32 0x80000000,r7
|
ldi:32 0x80000000,r7
|
test_cc 1 1 0 1
|
test_cc 1 1 0 1
|
test_h_gr 0x80000000,r7
|
test_h_gr 0x80000000,r7
|
|
|
set_cc 0x0e ; condition codes should not change
|
set_cc 0x0e ; condition codes should not change
|
ldi32 0xffffffff,r7
|
ldi32 0xffffffff,r7
|
test_cc 1 1 1 0
|
test_cc 1 1 1 0
|
test_h_gr -1,r7
|
test_h_gr -1,r7
|
|
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.