URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 157 |
Rev 223 |
# fr30 testcase for ldres $@Ri+,$u4
|
# fr30 testcase for ldres $@Ri+,$u4
|
# mach(): fr30
|
# mach(): fr30
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
START
|
START
|
|
|
.text
|
.text
|
.global ldres
|
.global ldres
|
ldres:
|
ldres:
|
; Test ldres $@Ri+,$u4
|
; Test ldres $@Ri+,$u4
|
; The current implementation simply increments Ri
|
; The current implementation simply increments Ri
|
mvi_h_gr 0x1000,r7
|
mvi_h_gr 0x1000,r7
|
set_cc 0x0f ; Condition codes are irrelevent
|
set_cc 0x0f ; Condition codes are irrelevent
|
ldres @r7+,0
|
ldres @r7+,0
|
test_cc 1 1 1 1
|
test_cc 1 1 1 1
|
test_h_gr 0x1004,r7
|
test_h_gr 0x1004,r7
|
|
|
mvi_h_gr 0x1000,r7
|
mvi_h_gr 0x1000,r7
|
set_cc 0x0f ; Condition codes are irrelevent
|
set_cc 0x0f ; Condition codes are irrelevent
|
ldres @r7+,0xf
|
ldres @r7+,0xf
|
test_cc 1 1 1 1
|
test_cc 1 1 1 1
|
test_h_gr 0x1004,r7
|
test_h_gr 0x1004,r7
|
|
|
pass
|
pass
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.