OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [frv/] [cmov.cgs] - Diff between revs 157 and 223

Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
# frv testcase for cmov $GRi,$GRk,$CCi,$cond
# frv testcase for cmov $GRi,$GRk,$CCi,$cond
# mach: all
# mach: all
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global cmov
        .global cmov
cmov:
cmov:
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_gr_immed    0x00007fff,gr7
        set_gr_immed    0x00007fff,gr7
        set_gr_immed    0xdeadbeef,gr8
        set_gr_immed    0xdeadbeef,gr8
        set_icc         0x08,0          ; Set mask opposite of expected
        set_icc         0x08,0          ; Set mask opposite of expected
        cmov            gr7,gr8,cc0,0
        cmov            gr7,gr8,cc0,0
        test_icc        1 0 0 0 icc0
        test_icc        1 0 0 0 icc0
        test_gr_immed   0xdeadbeef,gr8
        test_gr_immed   0xdeadbeef,gr8
        set_gr_immed    0x00007fff,gr7
        set_gr_immed    0x00007fff,gr7
        set_gr_immed    0xdeadbeef,gr8
        set_gr_immed    0xdeadbeef,gr8
        set_icc         0x08,0          ; Set mask opposite of expected
        set_icc         0x08,0          ; Set mask opposite of expected
        cmov            gr7,gr8,cc0,1
        cmov            gr7,gr8,cc0,1
        test_icc        1 0 0 0 icc0
        test_icc        1 0 0 0 icc0
        test_gr_immed   0x00007fff,gr8
        test_gr_immed   0x00007fff,gr8
        set_gr_immed    0x00007fff,gr7
        set_gr_immed    0x00007fff,gr7
        set_gr_immed    0xdeadbeef,gr8
        set_gr_immed    0xdeadbeef,gr8
        set_icc         0x08,1          ; Set mask opposite of expected
        set_icc         0x08,1          ; Set mask opposite of expected
        cmov            gr7,gr8,cc1,0
        cmov            gr7,gr8,cc1,0
        test_icc        1 0 0 0 icc1
        test_icc        1 0 0 0 icc1
        test_gr_immed   0x00007fff,gr8
        test_gr_immed   0x00007fff,gr8
        set_gr_immed    0x00007fff,gr7
        set_gr_immed    0x00007fff,gr7
        set_gr_immed    0xdeadbeef,gr8
        set_gr_immed    0xdeadbeef,gr8
        set_icc         0x08,1          ; Set mask opposite of expected
        set_icc         0x08,1          ; Set mask opposite of expected
        cmov            gr7,gr8,cc1,1
        cmov            gr7,gr8,cc1,1
        test_icc        1 0 0 0 icc1
        test_icc        1 0 0 0 icc1
        test_gr_immed   0xdeadbeef,gr8
        test_gr_immed   0xdeadbeef,gr8
        set_gr_immed    0x00007fff,gr7
        set_gr_immed    0x00007fff,gr7
        set_gr_immed    0xdeadbeef,gr8
        set_gr_immed    0xdeadbeef,gr8
        set_icc         0x08,2          ; Set mask opposite of expected
        set_icc         0x08,2          ; Set mask opposite of expected
        cmov            gr7,gr8,cc2,0
        cmov            gr7,gr8,cc2,0
        test_icc        1 0 0 0 icc2
        test_icc        1 0 0 0 icc2
        test_gr_immed   0xdeadbeef,gr8
        test_gr_immed   0xdeadbeef,gr8
        set_gr_immed    0x00007fff,gr7
        set_gr_immed    0x00007fff,gr7
        set_gr_immed    0xdeadbeef,gr8
        set_gr_immed    0xdeadbeef,gr8
        set_icc         0x08,3          ; Set mask opposite of expected
        set_icc         0x08,3          ; Set mask opposite of expected
        cmov            gr7,gr8,cc3,0
        cmov            gr7,gr8,cc3,0
        test_icc        1 0 0 0 icc3
        test_icc        1 0 0 0 icc3
        test_gr_immed   0xdeadbeef,gr8
        test_gr_immed   0xdeadbeef,gr8
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.