OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [frv/] [cmovfg.cgs] - Diff between revs 157 and 223

Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
# frv testcase for cmovfg $FRk,$GRj,$CCi,$cond
# frv testcase for cmovfg $FRk,$GRj,$CCi,$cond
# mach: all
# mach: all
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global cmovfg
        .global cmovfg
cmovfg:
cmovfg:
        set_spr_immed   0x1b1b,cccr
        set_spr_immed   0x1b1b,cccr
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_gr_limmed   0,0,gr8
        set_gr_limmed   0,0,gr8
        cmovfg          fr8,gr8,cc0,1
        cmovfg          fr8,gr8,cc0,1
        test_gr_limmed  0xdead,0xbeef,gr8
        test_gr_limmed  0xdead,0xbeef,gr8
        test_fr_limmed  0xdead,0xbeef,fr8
        test_fr_limmed  0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_gr_limmed   0,0,gr8
        set_gr_limmed   0,0,gr8
        cmovfg          fr8,gr8,cc4,1
        cmovfg          fr8,gr8,cc4,1
        test_gr_limmed  0xdead,0xbeef,gr8
        test_gr_limmed  0xdead,0xbeef,gr8
        test_fr_limmed  0xdead,0xbeef,fr8
        test_fr_limmed  0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_gr_limmed   0,0,gr8
        set_gr_limmed   0,0,gr8
        cmovfg          fr8,gr8,cc0,0
        cmovfg          fr8,gr8,cc0,0
        test_gr_limmed  0,0,gr8
        test_gr_limmed  0,0,gr8
        test_fr_limmed  0xdead,0xbeef,fr8
        test_fr_limmed  0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_gr_limmed   0,0,gr8
        set_gr_limmed   0,0,gr8
        cmovfg          fr8,gr8,cc4,0
        cmovfg          fr8,gr8,cc4,0
        test_gr_limmed  0,0,gr8
        test_gr_limmed  0,0,gr8
        test_fr_limmed  0xdead,0xbeef,fr8
        test_fr_limmed  0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_gr_limmed   0,0,gr8
        set_gr_limmed   0,0,gr8
        cmovfg          fr8,gr8,cc1,0
        cmovfg          fr8,gr8,cc1,0
        test_gr_limmed  0xdead,0xbeef,gr8
        test_gr_limmed  0xdead,0xbeef,gr8
        test_fr_limmed  0xdead,0xbeef,fr8
        test_fr_limmed  0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_gr_limmed   0,0,gr8
        set_gr_limmed   0,0,gr8
        cmovfg          fr8,gr8,cc5,0
        cmovfg          fr8,gr8,cc5,0
        test_gr_limmed  0xdead,0xbeef,gr8
        test_gr_limmed  0xdead,0xbeef,gr8
        test_fr_limmed  0xdead,0xbeef,fr8
        test_fr_limmed  0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_gr_limmed   0,0,gr8
        set_gr_limmed   0,0,gr8
        cmovfg          fr8,gr8,cc1,1
        cmovfg          fr8,gr8,cc1,1
        test_gr_limmed  0,0,gr8
        test_gr_limmed  0,0,gr8
        test_fr_limmed  0xdead,0xbeef,fr8
        test_fr_limmed  0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_gr_limmed   0,0,gr8
        set_gr_limmed   0,0,gr8
        cmovfg          fr8,gr8,cc5,1
        cmovfg          fr8,gr8,cc5,1
        test_gr_limmed  0,0,gr8
        test_gr_limmed  0,0,gr8
        test_fr_limmed  0xdead,0xbeef,fr8
        test_fr_limmed  0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_gr_limmed   0,0,gr8
        set_gr_limmed   0,0,gr8
        cmovfg          fr8,gr8,cc2,0
        cmovfg          fr8,gr8,cc2,0
        test_gr_limmed  0,0,gr8
        test_gr_limmed  0,0,gr8
        test_fr_limmed  0xdead,0xbeef,fr8
        test_fr_limmed  0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_gr_limmed   0,0,gr8
        set_gr_limmed   0,0,gr8
        cmovfg          fr8,gr8,cc2,1
        cmovfg          fr8,gr8,cc2,1
        test_gr_limmed  0,0,gr8
        test_gr_limmed  0,0,gr8
        test_fr_limmed  0xdead,0xbeef,fr8
        test_fr_limmed  0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_gr_limmed   0,0,gr8
        set_gr_limmed   0,0,gr8
        cmovfg          fr8,gr8,cc3,1
        cmovfg          fr8,gr8,cc3,1
        test_gr_limmed  0,0,gr8
        test_gr_limmed  0,0,gr8
        test_fr_limmed  0xdead,0xbeef,fr8
        test_fr_limmed  0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_fr_iimmed   0xdead,0xbeef,fr8
        set_gr_limmed   0,0,gr8
        set_gr_limmed   0,0,gr8
        cmovfg          fr8,gr8,cc7,0
        cmovfg          fr8,gr8,cc7,0
        test_gr_limmed  0,0,gr8
        test_gr_limmed  0,0,gr8
        test_fr_limmed  0xdead,0xbeef,fr8
        test_fr_limmed  0xdead,0xbeef,fr8
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.