OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [h8300/] [adds.s] - Diff between revs 157 and 223

Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
# Hitachi H8 testcase 'adds'
# Hitachi H8 testcase 'adds'
# mach(): h8300h h8300s h8sx
# mach(): h8300h h8300s h8sx
# as(h8300):    --defsym sim_cpu=0
# as(h8300):    --defsym sim_cpu=0
# as(h8300h):   --defsym sim_cpu=1
# as(h8300h):   --defsym sim_cpu=1
# as(h8300s):   --defsym sim_cpu=2
# as(h8300s):   --defsym sim_cpu=2
# as(h8sx):     --defsym sim_cpu=3
# as(h8sx):     --defsym sim_cpu=3
# ld(h8300h):   -m h8300helf
# ld(h8300h):   -m h8300helf
# ld(h8300s):   -m h8300self
# ld(h8300s):   -m h8300self
# ld(h8sx):     -m h8300sxelf
# ld(h8sx):     -m h8300sxelf
 
 
        .include "testutils.inc"
        .include "testutils.inc"
 
 
        # Instructions tested:
        # Instructions tested:
        # adds #1, erd          ; 0 b 0 xerd
        # adds #1, erd          ; 0 b 0 xerd
        # adds #2, erd          ; 0 b 8 xerd
        # adds #2, erd          ; 0 b 8 xerd
        # adds #4, erd          ; 0 b 9 xerd
        # adds #4, erd          ; 0 b 9 xerd
        #
        #
 
 
        start
        start
.if (sim_cpu)                   ; 32 bit only
.if (sim_cpu)                   ; 32 bit only
adds_1:
adds_1:
        set_grs_a5a5
        set_grs_a5a5
        set_ccr_zero
        set_ccr_zero
 
 
        adds    #1, er0
        adds    #1, er0
 
 
        test_cc_clear           ; adds should not affect any condition codes
        test_cc_clear           ; adds should not affect any condition codes
        test_h_gr32  0xa5a5a5a6 er0     ; result of adds #1
        test_h_gr32  0xa5a5a5a6 er0     ; result of adds #1
 
 
        test_gr_a5a5 1          ; Make sure other general regs not disturbed
        test_gr_a5a5 1          ; Make sure other general regs not disturbed
        test_gr_a5a5 2
        test_gr_a5a5 2
        test_gr_a5a5 3
        test_gr_a5a5 3
        test_gr_a5a5 4
        test_gr_a5a5 4
        test_gr_a5a5 5
        test_gr_a5a5 5
        test_gr_a5a5 6
        test_gr_a5a5 6
        test_gr_a5a5 7
        test_gr_a5a5 7
 
 
adds_2:
adds_2:
        set_grs_a5a5
        set_grs_a5a5
        set_ccr_zero
        set_ccr_zero
 
 
        adds    #2, er0
        adds    #2, er0
 
 
        test_cc_clear           ; adds should not affect any condition codes
        test_cc_clear           ; adds should not affect any condition codes
        test_h_gr32  0xa5a5a5a7 er0     ; result of adds #2
        test_h_gr32  0xa5a5a5a7 er0     ; result of adds #2
 
 
        test_gr_a5a5 1          ; Make sure other general regs not disturbed
        test_gr_a5a5 1          ; Make sure other general regs not disturbed
        test_gr_a5a5 2
        test_gr_a5a5 2
        test_gr_a5a5 3
        test_gr_a5a5 3
        test_gr_a5a5 4
        test_gr_a5a5 4
        test_gr_a5a5 5
        test_gr_a5a5 5
        test_gr_a5a5 6
        test_gr_a5a5 6
        test_gr_a5a5 7
        test_gr_a5a5 7
 
 
adds_4:
adds_4:
        set_grs_a5a5
        set_grs_a5a5
        set_ccr_zero
        set_ccr_zero
 
 
        adds    #4, er0
        adds    #4, er0
 
 
        test_cc_clear           ; adds should not affect any condition codes
        test_cc_clear           ; adds should not affect any condition codes
        test_h_gr32  0xa5a5a5a9 er0     ; result of adds #4
        test_h_gr32  0xa5a5a5a9 er0     ; result of adds #4
 
 
        test_gr_a5a5 1          ; Make sure other general regs not disturbed
        test_gr_a5a5 1          ; Make sure other general regs not disturbed
        test_gr_a5a5 2
        test_gr_a5a5 2
        test_gr_a5a5 3
        test_gr_a5a5 3
        test_gr_a5a5 4
        test_gr_a5a5 4
        test_gr_a5a5 5
        test_gr_a5a5 5
        test_gr_a5a5 6
        test_gr_a5a5 6
        test_gr_a5a5 7
        test_gr_a5a5 7
 
 
        pass
        pass
.endif
.endif
        exit 0
        exit 0
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.