OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [m32r/] [cmpu.cgs] - Diff between revs 157 and 223

Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
# m32r testcase for cmpu $src1,$src2
# m32r testcase for cmpu $src1,$src2
# mach(): m32r m32rx
# mach(): m32r m32rx
        .include "testutils.inc"
        .include "testutils.inc"
        start
        start
        .global cmpu
        .global cmpu
cmpu:
cmpu:
        mvi_h_condbit 0
        mvi_h_condbit 0
        mvi_h_gr r4, 1
        mvi_h_gr r4, 1
        mvi_h_gr r5, -2
        mvi_h_gr r5, -2
        cmpu r4, r5
        cmpu r4, r5
        bc ok
        bc ok
not_ok:
not_ok:
        fail
        fail
ok:
ok:
        mvi_h_condbit 1
        mvi_h_condbit 1
        mvi_h_gr r4, -1
        mvi_h_gr r4, -1
        cmpu r4, r5
        cmpu r4, r5
        bc not_ok
        bc not_ok
        pass
        pass
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.