OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [sh/] [dmxy.s] - Diff between revs 157 and 223

Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
# sh testcase for setdmx, setdmy, clrdmxy
# sh testcase for setdmx, setdmy, clrdmxy
# mach: shdsp
# mach: shdsp
# as(shdsp):    -defsym sim_cpu=1 -dsp
# as(shdsp):    -defsym sim_cpu=1 -dsp
 
 
        .include "testutils.inc"
        .include "testutils.inc"
 
 
        start
        start
        set_grs_a5a5
        set_grs_a5a5
        setdmx
        setdmx
        test_sr_bit_set   0x400
        test_sr_bit_set   0x400
        test_sr_bit_clear 0x800
        test_sr_bit_clear 0x800
        setdmy
        setdmy
        test_sr_bit_clear 0x400
        test_sr_bit_clear 0x400
        test_sr_bit_set   0x800
        test_sr_bit_set   0x800
        clrdmxy
        clrdmxy
        test_sr_bit_clear 0x400
        test_sr_bit_clear 0x400
        test_sr_bit_clear 0x800
        test_sr_bit_clear 0x800
 
 
        test_grs_a5a5
        test_grs_a5a5
        pass
        pass
        exit 0
        exit 0
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.