URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 157 |
Rev 223 |
# sh testcase for shll16
|
# sh testcase for shll16
|
# mach: all
|
# mach: all
|
# as(sh): -defsym sim_cpu=0
|
# as(sh): -defsym sim_cpu=0
|
# as(shdsp): -defsym sim_cpu=1 -dsp
|
# as(shdsp): -defsym sim_cpu=1 -dsp
|
|
|
.include "testutils.inc"
|
.include "testutils.inc"
|
|
|
start
|
start
|
|
|
shll16:
|
shll16:
|
set_grs_a5a5
|
set_grs_a5a5
|
mov #0x18, r1
|
mov #0x18, r1
|
shll16 r1
|
shll16 r1
|
assertreg 0x180000, r1
|
assertreg 0x180000, r1
|
shll16 r1
|
shll16 r1
|
assertreg 0, r1
|
assertreg 0, r1
|
|
|
# another:
|
# another:
|
mov #1, r1
|
mov #1, r1
|
shll16 r1
|
shll16 r1
|
mov #1, r7
|
mov #1, r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
shll r7
|
cmp/eq r1, r7
|
cmp/eq r1, r7
|
bt okay
|
bt okay
|
fail
|
fail
|
okay:
|
okay:
|
set_greg 0xa5a5a5a5, r1
|
set_greg 0xa5a5a5a5, r1
|
set_greg 0xa5a5a5a5, r7
|
set_greg 0xa5a5a5a5, r7
|
test_grs_a5a5
|
test_grs_a5a5
|
pass
|
pass
|
exit 0
|
exit 0
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.