OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [sh/] [shlr16.s] - Diff between revs 157 and 223

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
# sh testcase for shlr16
# sh testcase for shlr16
# mach: all
# mach: all
# as(sh):       -defsym sim_cpu=0
# as(sh):       -defsym sim_cpu=0
# as(shdsp):    -defsym sim_cpu=1 -dsp
# as(shdsp):    -defsym sim_cpu=1 -dsp
 
 
        .include "testutils.inc"
        .include "testutils.inc"
 
 
        start
        start
 
 
shrl16:
shrl16:
        set_grs_a5a5
        set_grs_a5a5
        shlr16 r0
        shlr16 r0
        assertreg0 0xa5a5
        assertreg0 0xa5a5
        shlr16 r0
        shlr16 r0
        assertreg0 0
        assertreg0 0
 
 
        set_greg 0xa5a5a5a5, r0
        set_greg 0xa5a5a5a5, r0
        test_grs_a5a5
        test_grs_a5a5
        pass
        pass
        exit 0
        exit 0
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.