OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [gdb-6.8/] [pre-binutils-2.20.1-sync/] [sim/] [testsuite/] [sim/] [sh64/] [compact/] [ChangeLog] - Diff between revs 157 and 223

Only display areas with differences | Details | Blame | View Log

Rev 157 Rev 223
2002-01-09  Ben Elliston  
2002-01-09  Ben Elliston  
        * macl.cgs: For good measure, clear the S bit at startup.
        * macl.cgs: For good measure, clear the S bit at startup.
2001-01-11  Ben Elliston  
2001-01-11  Ben Elliston  
        * fmov.cgs (f13b): Compare R0 with R1, not R2, when testing that
        * fmov.cgs (f13b): Compare R0 with R1, not R2, when testing that
        the source register was correctly post-incremented.
        the source register was correctly post-incremented.
2000-12-01  Ben Elliston  
2000-12-01  Ben Elliston  
        * *.cgs (ld): Link tests with -m shelf32.
        * *.cgs (ld): Link tests with -m shelf32.
2000-11-24  Ben Elliston  
2000-11-24  Ben Elliston  
        * fmov.cgs: New test case.
        * fmov.cgs: New test case.
        * ftrv.cgs: Populate the matrix with meaningful values.
        * ftrv.cgs: Populate the matrix with meaningful values.
2000-11-22  Ben Elliston  
2000-11-22  Ben Elliston  
        * *.cgs (as): Assemble tests with -isa=shcompact.
        * *.cgs (as): Assemble tests with -isa=shcompact.
2000-11-16  Ben Elliston  
2000-11-16  Ben Elliston  
        * *.cgs: New test cases.
        * *.cgs: New test cases.
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.