URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 157 |
Rev 223 |
# sh testcase for mov.w @($imm8x2, gbr), r0 -*- Asm -*-
|
# sh testcase for mov.w @($imm8x2, gbr), r0 -*- Asm -*-
|
# mach: all
|
# mach: all
|
# as: -isa=shcompact
|
# as: -isa=shcompact
|
# ld: -m shelf32
|
# ld: -m shelf32
|
|
|
.include "compact/testutils.inc"
|
.include "compact/testutils.inc"
|
|
|
start
|
start
|
mov #30, r0
|
mov #30, r0
|
shll8 r0
|
shll8 r0
|
ldc r0, gbr
|
ldc r0, gbr
|
|
|
# Store something first.
|
# Store something first.
|
# Build up a distinctive bit pattern.
|
# Build up a distinctive bit pattern.
|
mov #1, r0
|
mov #1, r0
|
shll8 r0
|
shll8 r0
|
add #12, r0
|
add #12, r0
|
# Preserve r0.
|
# Preserve r0.
|
mov r0, r7
|
mov r0, r7
|
mov.w r0, @(12, gbr)
|
mov.w r0, @(12, gbr)
|
|
|
check:
|
check:
|
# Load it back.
|
# Load it back.
|
mov.w @(12, gbr), r0
|
mov.w @(12, gbr), r0
|
shll16 r0
|
shll16 r0
|
shll16 r7
|
shll16 r7
|
cmp/eq r0, r7
|
cmp/eq r0, r7
|
bf wrong
|
bf wrong
|
|
|
okay:
|
okay:
|
pass
|
pass
|
wrong:
|
wrong:
|
fail
|
fail
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.