/* Simulator model support for lm32bf.
|
/* Simulator model support for lm32bf.
|
|
|
THIS FILE IS MACHINE GENERATED WITH CGEN.
|
THIS FILE IS MACHINE GENERATED WITH CGEN.
|
|
|
Copyright 1996-2010 Free Software Foundation, Inc.
|
Copyright 1996-2010 Free Software Foundation, Inc.
|
|
|
This file is part of the GNU simulators.
|
This file is part of the GNU simulators.
|
|
|
This file is free software; you can redistribute it and/or modify
|
This file is free software; you can redistribute it and/or modify
|
it under the terms of the GNU General Public License as published by
|
it under the terms of the GNU General Public License as published by
|
the Free Software Foundation; either version 3, or (at your option)
|
the Free Software Foundation; either version 3, or (at your option)
|
any later version.
|
any later version.
|
|
|
It is distributed in the hope that it will be useful, but WITHOUT
|
It is distributed in the hope that it will be useful, but WITHOUT
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
License for more details.
|
License for more details.
|
|
|
You should have received a copy of the GNU General Public License along
|
You should have received a copy of the GNU General Public License along
|
with this program; if not, write to the Free Software Foundation, Inc.,
|
with this program; if not, write to the Free Software Foundation, Inc.,
|
51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
|
51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.
|
|
|
*/
|
*/
|
|
|
#define WANT_CPU lm32bf
|
#define WANT_CPU lm32bf
|
#define WANT_CPU_LM32BF
|
#define WANT_CPU_LM32BF
|
|
|
#include "sim-main.h"
|
#include "sim-main.h"
|
|
|
/* The profiling data is recorded here, but is accessed via the profiling
|
/* The profiling data is recorded here, but is accessed via the profiling
|
mechanism. After all, this is information for profiling. */
|
mechanism. After all, this is information for profiling. */
|
|
|
#if WITH_PROFILE_MODEL_P
|
#if WITH_PROFILE_MODEL_P
|
|
|
/* Model handlers for each insn. */
|
/* Model handlers for each insn. */
|
|
|
static int
|
static int
|
model_lm32_add (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_add (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_addi (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_addi (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_and (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_and (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_andi (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_andi (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_andhii (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_andhii (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_b (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_b (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_be.f
|
#define FLD(f) abuf->fields.sfmt_be.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_bi (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_bi (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_bi.f
|
#define FLD(f) abuf->fields.sfmt_bi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_be (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_be (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_be.f
|
#define FLD(f) abuf->fields.sfmt_be.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_bg (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_bg (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_be.f
|
#define FLD(f) abuf->fields.sfmt_be.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_bge (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_bge (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_be.f
|
#define FLD(f) abuf->fields.sfmt_be.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_bgeu (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_bgeu (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_be.f
|
#define FLD(f) abuf->fields.sfmt_be.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_bgu (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_bgu (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_be.f
|
#define FLD(f) abuf->fields.sfmt_be.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_bne (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_bne (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_be.f
|
#define FLD(f) abuf->fields.sfmt_be.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_call (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_call (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_be.f
|
#define FLD(f) abuf->fields.sfmt_be.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_calli (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_calli (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_bi.f
|
#define FLD(f) abuf->fields.sfmt_bi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_cmpe (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_cmpe (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_cmpei (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_cmpei (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_cmpg (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_cmpg (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_cmpgi (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_cmpgi (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_cmpge (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_cmpge (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_cmpgei (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_cmpgei (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_cmpgeu (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_cmpgeu (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_cmpgeui (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_cmpgeui (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_cmpgu (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_cmpgu (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_cmpgui (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_cmpgui (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_cmpne (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_cmpne (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_cmpnei (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_cmpnei (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_divu (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_divu (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_lb (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_lb (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_lbu (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_lbu (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_lh (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_lh (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_lhu (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_lhu (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_lw (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_lw (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_modu (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_modu (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_mul (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_mul (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_muli (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_muli (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_nor (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_nor (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_nori (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_nori (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_or (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_or (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_ori (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_ori (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_orhii (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_orhii (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_rcsr (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_rcsr (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_rcsr.f
|
#define FLD(f) abuf->fields.sfmt_rcsr.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_sb (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_sb (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_sextb (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_sextb (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_sexth (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_sexth (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_sh (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_sh (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_sl (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_sl (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_sli (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_sli (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_sr (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_sr (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_sri (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_sri (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_sru (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_sru (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_srui (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_srui (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_sub (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_sub (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_sw (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_sw (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
#define FLD(f) abuf->fields.sfmt_addi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_user (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_user (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_wcsr (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_wcsr (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_wcsr.f
|
#define FLD(f) abuf->fields.sfmt_wcsr.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_xor (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_xor (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_xori (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_xori (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_xnor (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_xnor (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_user.f
|
#define FLD(f) abuf->fields.sfmt_user.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_xnori (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_xnori (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
#define FLD(f) abuf->fields.sfmt_andi.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_break (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_break (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_empty.f
|
#define FLD(f) abuf->fields.sfmt_empty.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
static int
|
static int
|
model_lm32_scall (SIM_CPU *current_cpu, void *sem_arg)
|
model_lm32_scall (SIM_CPU *current_cpu, void *sem_arg)
|
{
|
{
|
#define FLD(f) abuf->fields.sfmt_empty.f
|
#define FLD(f) abuf->fields.sfmt_empty.f
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const ARGBUF * UNUSED abuf = SEM_ARGBUF ((SEM_ARG) sem_arg);
|
const IDESC * UNUSED idesc = abuf->idesc;
|
const IDESC * UNUSED idesc = abuf->idesc;
|
int cycles = 0;
|
int cycles = 0;
|
{
|
{
|
int referenced = 0;
|
int referenced = 0;
|
int UNUSED insn_referenced = abuf->written;
|
int UNUSED insn_referenced = abuf->written;
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
cycles += lm32bf_model_lm32_u_exec (current_cpu, idesc, 0, referenced);
|
}
|
}
|
return cycles;
|
return cycles;
|
#undef FLD
|
#undef FLD
|
}
|
}
|
|
|
/* We assume UNIT_NONE == 0 because the tables don't always terminate
|
/* We assume UNIT_NONE == 0 because the tables don't always terminate
|
entries with it. */
|
entries with it. */
|
|
|
/* Model timing data for `lm32'. */
|
/* Model timing data for `lm32'. */
|
|
|
static const INSN_TIMING lm32_timing[] = {
|
static const INSN_TIMING lm32_timing[] = {
|
{ LM32BF_INSN_X_INVALID, 0, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_X_INVALID, 0, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_X_AFTER, 0, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_X_AFTER, 0, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_X_BEFORE, 0, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_X_BEFORE, 0, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_X_CTI_CHAIN, 0, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_X_CTI_CHAIN, 0, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_X_CHAIN, 0, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_X_CHAIN, 0, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_X_BEGIN, 0, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_X_BEGIN, 0, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_ADD, model_lm32_add, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_ADD, model_lm32_add, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_ADDI, model_lm32_addi, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_ADDI, model_lm32_addi, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_AND, model_lm32_and, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_AND, model_lm32_and, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_ANDI, model_lm32_andi, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_ANDI, model_lm32_andi, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_ANDHII, model_lm32_andhii, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_ANDHII, model_lm32_andhii, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_B, model_lm32_b, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_B, model_lm32_b, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BI, model_lm32_bi, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BI, model_lm32_bi, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BE, model_lm32_be, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BE, model_lm32_be, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BG, model_lm32_bg, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BG, model_lm32_bg, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BGE, model_lm32_bge, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BGE, model_lm32_bge, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BGEU, model_lm32_bgeu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BGEU, model_lm32_bgeu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BGU, model_lm32_bgu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BGU, model_lm32_bgu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BNE, model_lm32_bne, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BNE, model_lm32_bne, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CALL, model_lm32_call, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CALL, model_lm32_call, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CALLI, model_lm32_calli, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CALLI, model_lm32_calli, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPE, model_lm32_cmpe, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPE, model_lm32_cmpe, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPEI, model_lm32_cmpei, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPEI, model_lm32_cmpei, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPG, model_lm32_cmpg, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPG, model_lm32_cmpg, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGI, model_lm32_cmpgi, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGI, model_lm32_cmpgi, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGE, model_lm32_cmpge, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGE, model_lm32_cmpge, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGEI, model_lm32_cmpgei, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGEI, model_lm32_cmpgei, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGEU, model_lm32_cmpgeu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGEU, model_lm32_cmpgeu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGEUI, model_lm32_cmpgeui, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGEUI, model_lm32_cmpgeui, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGU, model_lm32_cmpgu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGU, model_lm32_cmpgu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGUI, model_lm32_cmpgui, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPGUI, model_lm32_cmpgui, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPNE, model_lm32_cmpne, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPNE, model_lm32_cmpne, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPNEI, model_lm32_cmpnei, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_CMPNEI, model_lm32_cmpnei, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_DIVU, model_lm32_divu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_DIVU, model_lm32_divu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_LB, model_lm32_lb, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_LB, model_lm32_lb, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_LBU, model_lm32_lbu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_LBU, model_lm32_lbu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_LH, model_lm32_lh, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_LH, model_lm32_lh, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_LHU, model_lm32_lhu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_LHU, model_lm32_lhu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_LW, model_lm32_lw, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_LW, model_lm32_lw, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_MODU, model_lm32_modu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_MODU, model_lm32_modu, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_MUL, model_lm32_mul, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_MUL, model_lm32_mul, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_MULI, model_lm32_muli, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_MULI, model_lm32_muli, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_NOR, model_lm32_nor, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_NOR, model_lm32_nor, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_NORI, model_lm32_nori, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_NORI, model_lm32_nori, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_OR, model_lm32_or, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_OR, model_lm32_or, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_ORI, model_lm32_ori, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_ORI, model_lm32_ori, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_ORHII, model_lm32_orhii, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_ORHII, model_lm32_orhii, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_RCSR, model_lm32_rcsr, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_RCSR, model_lm32_rcsr, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SB, model_lm32_sb, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SB, model_lm32_sb, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SEXTB, model_lm32_sextb, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SEXTB, model_lm32_sextb, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SEXTH, model_lm32_sexth, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SEXTH, model_lm32_sexth, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SH, model_lm32_sh, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SH, model_lm32_sh, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SL, model_lm32_sl, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SL, model_lm32_sl, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SLI, model_lm32_sli, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SLI, model_lm32_sli, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SR, model_lm32_sr, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SR, model_lm32_sr, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SRI, model_lm32_sri, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SRI, model_lm32_sri, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SRU, model_lm32_sru, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SRU, model_lm32_sru, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SRUI, model_lm32_srui, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SRUI, model_lm32_srui, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SUB, model_lm32_sub, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SUB, model_lm32_sub, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SW, model_lm32_sw, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SW, model_lm32_sw, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_USER, model_lm32_user, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_USER, model_lm32_user, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_WCSR, model_lm32_wcsr, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_WCSR, model_lm32_wcsr, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_XOR, model_lm32_xor, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_XOR, model_lm32_xor, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_XORI, model_lm32_xori, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_XORI, model_lm32_xori, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_XNOR, model_lm32_xnor, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_XNOR, model_lm32_xnor, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_XNORI, model_lm32_xnori, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_XNORI, model_lm32_xnori, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BREAK, model_lm32_break, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_BREAK, model_lm32_break, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SCALL, model_lm32_scall, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
{ LM32BF_INSN_SCALL, model_lm32_scall, { { (int) UNIT_LM32_U_EXEC, 1, 1 } } },
|
};
|
};
|
|
|
#endif /* WITH_PROFILE_MODEL_P */
|
#endif /* WITH_PROFILE_MODEL_P */
|
|
|
static void
|
static void
|
lm32_model_init (SIM_CPU *cpu)
|
lm32_model_init (SIM_CPU *cpu)
|
{
|
{
|
CPU_MODEL_DATA (cpu) = (void *) zalloc (sizeof (MODEL_LM32_DATA));
|
CPU_MODEL_DATA (cpu) = (void *) zalloc (sizeof (MODEL_LM32_DATA));
|
}
|
}
|
|
|
#if WITH_PROFILE_MODEL_P
|
#if WITH_PROFILE_MODEL_P
|
#define TIMING_DATA(td) td
|
#define TIMING_DATA(td) td
|
#else
|
#else
|
#define TIMING_DATA(td) 0
|
#define TIMING_DATA(td) 0
|
#endif
|
#endif
|
|
|
static const MODEL lm32_models[] =
|
static const MODEL lm32_models[] =
|
{
|
{
|
{ "lm32", & lm32_mach, MODEL_LM32, TIMING_DATA (& lm32_timing[0]), lm32_model_init },
|
{ "lm32", & lm32_mach, MODEL_LM32, TIMING_DATA (& lm32_timing[0]), lm32_model_init },
|
{ 0 }
|
{ 0 }
|
};
|
};
|
|
|
/* The properties of this cpu's implementation. */
|
/* The properties of this cpu's implementation. */
|
|
|
static const MACH_IMP_PROPERTIES lm32bf_imp_properties =
|
static const MACH_IMP_PROPERTIES lm32bf_imp_properties =
|
{
|
{
|
sizeof (SIM_CPU),
|
sizeof (SIM_CPU),
|
#if WITH_SCACHE
|
#if WITH_SCACHE
|
sizeof (SCACHE)
|
sizeof (SCACHE)
|
#else
|
#else
|
0
|
0
|
#endif
|
#endif
|
};
|
};
|
|
|
|
|
static void
|
static void
|
lm32bf_prepare_run (SIM_CPU *cpu)
|
lm32bf_prepare_run (SIM_CPU *cpu)
|
{
|
{
|
if (CPU_IDESC (cpu) == NULL)
|
if (CPU_IDESC (cpu) == NULL)
|
lm32bf_init_idesc_table (cpu);
|
lm32bf_init_idesc_table (cpu);
|
}
|
}
|
|
|
static const CGEN_INSN *
|
static const CGEN_INSN *
|
lm32bf_get_idata (SIM_CPU *cpu, int inum)
|
lm32bf_get_idata (SIM_CPU *cpu, int inum)
|
{
|
{
|
return CPU_IDESC (cpu) [inum].idata;
|
return CPU_IDESC (cpu) [inum].idata;
|
}
|
}
|
|
|
static void
|
static void
|
lm32_init_cpu (SIM_CPU *cpu)
|
lm32_init_cpu (SIM_CPU *cpu)
|
{
|
{
|
CPU_REG_FETCH (cpu) = lm32bf_fetch_register;
|
CPU_REG_FETCH (cpu) = lm32bf_fetch_register;
|
CPU_REG_STORE (cpu) = lm32bf_store_register;
|
CPU_REG_STORE (cpu) = lm32bf_store_register;
|
CPU_PC_FETCH (cpu) = lm32bf_h_pc_get;
|
CPU_PC_FETCH (cpu) = lm32bf_h_pc_get;
|
CPU_PC_STORE (cpu) = lm32bf_h_pc_set;
|
CPU_PC_STORE (cpu) = lm32bf_h_pc_set;
|
CPU_GET_IDATA (cpu) = lm32bf_get_idata;
|
CPU_GET_IDATA (cpu) = lm32bf_get_idata;
|
CPU_MAX_INSNS (cpu) = LM32BF_INSN__MAX;
|
CPU_MAX_INSNS (cpu) = LM32BF_INSN__MAX;
|
CPU_INSN_NAME (cpu) = cgen_insn_name;
|
CPU_INSN_NAME (cpu) = cgen_insn_name;
|
CPU_FULL_ENGINE_FN (cpu) = lm32bf_engine_run_full;
|
CPU_FULL_ENGINE_FN (cpu) = lm32bf_engine_run_full;
|
#if WITH_FAST
|
#if WITH_FAST
|
CPU_FAST_ENGINE_FN (cpu) = lm32bf_engine_run_fast;
|
CPU_FAST_ENGINE_FN (cpu) = lm32bf_engine_run_fast;
|
#else
|
#else
|
CPU_FAST_ENGINE_FN (cpu) = lm32bf_engine_run_full;
|
CPU_FAST_ENGINE_FN (cpu) = lm32bf_engine_run_full;
|
#endif
|
#endif
|
}
|
}
|
|
|
const MACH lm32_mach =
|
const MACH lm32_mach =
|
{
|
{
|
"lm32", "lm32", MACH_LM32,
|
"lm32", "lm32", MACH_LM32,
|
32, 32, & lm32_models[0], & lm32bf_imp_properties,
|
32, 32, & lm32_models[0], & lm32bf_imp_properties,
|
lm32_init_cpu,
|
lm32_init_cpu,
|
lm32bf_prepare_run
|
lm32bf_prepare_run
|
};
|
};
|
|
|
|
|
