URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Only display areas with differences |
Details |
Blame |
View Log
Rev 330 |
Rev 513 |
# DO NOT EDIT: generated from arm-with-vfpv2.xml
|
# DO NOT EDIT: generated from arm-with-vfpv2.xml
|
name:arm_with_vfpv2
|
name:arm_with_vfpv2
|
xmltarget:arm-with-vfpv2.xml
|
xmltarget:arm-with-vfpv2.xml
|
expedite:r11,sp,pc
|
expedite:r11,sp,pc
|
32:r0
|
32:r0
|
32:r1
|
32:r1
|
32:r2
|
32:r2
|
32:r3
|
32:r3
|
32:r4
|
32:r4
|
32:r5
|
32:r5
|
32:r6
|
32:r6
|
32:r7
|
32:r7
|
32:r8
|
32:r8
|
32:r9
|
32:r9
|
32:r10
|
32:r10
|
32:r11
|
32:r11
|
32:r12
|
32:r12
|
32:sp
|
32:sp
|
32:lr
|
32:lr
|
32:pc
|
32:pc
|
0:
|
0:
|
0:
|
0:
|
0:
|
0:
|
0:
|
0:
|
0:
|
0:
|
0:
|
0:
|
0:
|
0:
|
0:
|
0:
|
0:
|
0:
|
32:cpsr
|
32:cpsr
|
64:d0
|
64:d0
|
64:d1
|
64:d1
|
64:d2
|
64:d2
|
64:d3
|
64:d3
|
64:d4
|
64:d4
|
64:d5
|
64:d5
|
64:d6
|
64:d6
|
64:d7
|
64:d7
|
64:d8
|
64:d8
|
64:d9
|
64:d9
|
64:d10
|
64:d10
|
64:d11
|
64:d11
|
64:d12
|
64:d12
|
64:d13
|
64:d13
|
64:d14
|
64:d14
|
64:d15
|
64:d15
|
32:fpscr
|
32:fpscr
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.