OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [newlib-1.18.0/] [newlib-1.18.0-or32-1.0rc1/] [libgloss/] [lm32/] [sim.ld] - Diff between revs 207 and 345

Go to most recent revision | Only display areas with differences | Details | Blame | View Log

Rev 207 Rev 345
/*
/*
 * Simulator Link script for Lattice Mico32.
 * Simulator Link script for Lattice Mico32.
 * Contributed by Jon Beniston 
 * Contributed by Jon Beniston 
 *
 *
 * Redistribution and use in source and binary forms, with or without
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * modification, are permitted provided that the following conditions
 * are met:
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 * 1. Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 * notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 * 2. Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 * documentation and/or other materials provided with the distribution.
 *
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 * SUCH DAMAGE.
 */
 */
OUTPUT_FORMAT("elf32-lm32")
OUTPUT_FORMAT("elf32-lm32")
ENTRY(_start)
ENTRY(_start)
INPUT(crti.o crtbegin.o crt0.o crtend.o crtn.o)
INPUT(crti.o crtbegin.o crt0.o crtend.o crtn.o)
GROUP(-lgloss -lnosys -lc -lgcc)
GROUP(-lgloss -lnosys -lc -lgcc)
MEMORY
MEMORY
{
{
    ram : ORIGIN = 0x00000000, LENGTH = 0x100000
    ram : ORIGIN = 0x00000000, LENGTH = 0x100000
}
}
SECTIONS
SECTIONS
{
{
  .boot : { *(.boot) } > ram
  .boot : { *(.boot) } > ram
  /* Code */
  /* Code */
  .text           :
  .text           :
  {
  {
    . = ALIGN(4);
    . = ALIGN(4);
    _ftext = .;
    _ftext = .;
    _ftext_rom = LOADADDR(.text);
    _ftext_rom = LOADADDR(.text);
    *(.text .stub .text.* .gnu.linkonce.t.*)
    *(.text .stub .text.* .gnu.linkonce.t.*)
    *(.gnu.warning)
    *(.gnu.warning)
    KEEP (*(.init))
    KEEP (*(.init))
    KEEP (*(.fini))
    KEEP (*(.fini))
    /* Constructors and destructors */
    /* Constructors and destructors */
    KEEP (*crtbegin*.o(.ctors))
    KEEP (*crtbegin*.o(.ctors))
    KEEP (*(EXCLUDE_FILE (*crtend*.o ) .ctors))
    KEEP (*(EXCLUDE_FILE (*crtend*.o ) .ctors))
    KEEP (*(SORT(.ctors.*)))
    KEEP (*(SORT(.ctors.*)))
    KEEP (*(.ctors))
    KEEP (*(.ctors))
    KEEP (*crtbegin*.o(.dtors))
    KEEP (*crtbegin*.o(.dtors))
    KEEP (*(EXCLUDE_FILE (*crtend*.o ) .dtors))
    KEEP (*(EXCLUDE_FILE (*crtend*.o ) .dtors))
    KEEP (*(SORT(.dtors.*)))
    KEEP (*(SORT(.dtors.*)))
    KEEP (*(.dtors))
    KEEP (*(.dtors))
    KEEP (*(.jcr))
    KEEP (*(.jcr))
    _etext = .;
    _etext = .;
  } > ram =0
  } > ram =0
  /* Exception handlers */
  /* Exception handlers */
  .eh_frame_hdr : { *(.eh_frame_hdr) } > ram
  .eh_frame_hdr : { *(.eh_frame_hdr) } > ram
  .eh_frame : { KEEP (*(.eh_frame)) } > ram
  .eh_frame : { KEEP (*(.eh_frame)) } > ram
  .gcc_except_table : { *(.gcc_except_table) *(.gcc_except_table.*) } > ram
  .gcc_except_table : { *(.gcc_except_table) *(.gcc_except_table.*) } > ram
  /* Read-only data */
  /* Read-only data */
  .rodata         :
  .rodata         :
  {
  {
    . = ALIGN(4);
    . = ALIGN(4);
    _frodata = .;
    _frodata = .;
    _frodata_rom = LOADADDR(.rodata);
    _frodata_rom = LOADADDR(.rodata);
    *(.rodata .rodata.* .gnu.linkonce.r.*)
    *(.rodata .rodata.* .gnu.linkonce.r.*)
    *(.rodata1)
    *(.rodata1)
    _erodata = .;
    _erodata = .;
  } > ram
  } > ram
  /* Data */
  /* Data */
  .data           :
  .data           :
  {
  {
    . = ALIGN(4);
    . = ALIGN(4);
    _fdata = .;
    _fdata = .;
    _fdata_rom = LOADADDR(.data);
    _fdata_rom = LOADADDR(.data);
    *(.data .data.* .gnu.linkonce.d.*)
    *(.data .data.* .gnu.linkonce.d.*)
    *(.data1)
    *(.data1)
    SORT(CONSTRUCTORS)
    SORT(CONSTRUCTORS)
    _gp = ALIGN(16) + 0x7ff0;
    _gp = ALIGN(16) + 0x7ff0;
    *(.sdata .sdata.* .gnu.linkonce.s.*)
    *(.sdata .sdata.* .gnu.linkonce.s.*)
    _edata = .;
    _edata = .;
  } > ram
  } > ram
  /* BSS */
  /* BSS */
  .bss           :
  .bss           :
  {
  {
    . = ALIGN(4);
    . = ALIGN(4);
    _fbss = .;
    _fbss = .;
    *(.dynsbss)
    *(.dynsbss)
    *(.sbss .sbss.* .gnu.linkonce.sb.*)
    *(.sbss .sbss.* .gnu.linkonce.sb.*)
    *(.scommon)
    *(.scommon)
    *(.dynbss)
    *(.dynbss)
    *(.bss .bss.* .gnu.linkonce.b.*)
    *(.bss .bss.* .gnu.linkonce.b.*)
    *(COMMON)
    *(COMMON)
    . = ALIGN(4);
    . = ALIGN(4);
    _ebss = .;
    _ebss = .;
    _end = .;
    _end = .;
    PROVIDE (end = .);
    PROVIDE (end = .);
  } > ram
  } > ram
  /* First location in stack is highest address in RAM */
  /* First location in stack is highest address in RAM */
  PROVIDE(_fstack = ORIGIN(ram) + LENGTH(ram) - 4);
  PROVIDE(_fstack = ORIGIN(ram) + LENGTH(ram) - 4);
  /* Stabs debugging sections.  */
  /* Stabs debugging sections.  */
  .stab          0 : { *(.stab) }
  .stab          0 : { *(.stab) }
  .stabstr       0 : { *(.stabstr) }
  .stabstr       0 : { *(.stabstr) }
  .stab.excl     0 : { *(.stab.excl) }
  .stab.excl     0 : { *(.stab.excl) }
  .stab.exclstr  0 : { *(.stab.exclstr) }
  .stab.exclstr  0 : { *(.stab.exclstr) }
  .stab.index    0 : { *(.stab.index) }
  .stab.index    0 : { *(.stab.index) }
  .stab.indexstr 0 : { *(.stab.indexstr) }
  .stab.indexstr 0 : { *(.stab.indexstr) }
  .comment       0 : { *(.comment) }
  .comment       0 : { *(.comment) }
  /* DWARF debug sections.
  /* DWARF debug sections.
     Symbols in the DWARF debugging sections are relative to the beginning
     Symbols in the DWARF debugging sections are relative to the beginning
     of the section so we begin them at 0.  */
     of the section so we begin them at 0.  */
  /* DWARF 1 */
  /* DWARF 1 */
  .debug          0 : { *(.debug) }
  .debug          0 : { *(.debug) }
  .line           0 : { *(.line) }
  .line           0 : { *(.line) }
  /* GNU DWARF 1 extensions */
  /* GNU DWARF 1 extensions */
  .debug_srcinfo  0 : { *(.debug_srcinfo) }
  .debug_srcinfo  0 : { *(.debug_srcinfo) }
  .debug_sfnames  0 : { *(.debug_sfnames) }
  .debug_sfnames  0 : { *(.debug_sfnames) }
  /* DWARF 1.1 and DWARF 2 */
  /* DWARF 1.1 and DWARF 2 */
  .debug_aranges  0 : { *(.debug_aranges) }
  .debug_aranges  0 : { *(.debug_aranges) }
  .debug_pubnames 0 : { *(.debug_pubnames) }
  .debug_pubnames 0 : { *(.debug_pubnames) }
  /* DWARF 2 */
  /* DWARF 2 */
  .debug_info     0 : { *(.debug_info .gnu.linkonce.wi.*) }
  .debug_info     0 : { *(.debug_info .gnu.linkonce.wi.*) }
  .debug_abbrev   0 : { *(.debug_abbrev) }
  .debug_abbrev   0 : { *(.debug_abbrev) }
  .debug_line     0 : { *(.debug_line) }
  .debug_line     0 : { *(.debug_line) }
  .debug_frame    0 : { *(.debug_frame) }
  .debug_frame    0 : { *(.debug_frame) }
  .debug_str      0 : { *(.debug_str) }
  .debug_str      0 : { *(.debug_str) }
  .debug_loc      0 : { *(.debug_loc) }
  .debug_loc      0 : { *(.debug_loc) }
  .debug_macinfo  0 : { *(.debug_macinfo) }
  .debug_macinfo  0 : { *(.debug_macinfo) }
  /* SGI/MIPS DWARF 2 extensions */
  /* SGI/MIPS DWARF 2 extensions */
  .debug_weaknames 0 : { *(.debug_weaknames) }
  .debug_weaknames 0 : { *(.debug_weaknames) }
  .debug_funcnames 0 : { *(.debug_funcnames) }
  .debug_funcnames 0 : { *(.debug_funcnames) }
  .debug_typenames 0 : { *(.debug_typenames) }
  .debug_typenames 0 : { *(.debug_typenames) }
  .debug_varnames  0 : { *(.debug_varnames) }
  .debug_varnames  0 : { *(.debug_varnames) }
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.