OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [newlib-1.18.0/] [newlib-1.18.0-or32-1.0rc1/] [libgloss/] [mep/] [sdram-crt0.S] - Diff between revs 207 and 345

Only display areas with differences | Details | Blame | View Log

Rev 207 Rev 345
# Copyright (c) 2003  Red Hat, Inc. All rights reserved.
# Copyright (c) 2003  Red Hat, Inc. All rights reserved.
#
#
# This copyrighted material is made available to anyone wishing to use, modify,
# This copyrighted material is made available to anyone wishing to use, modify,
# copy, or redistribute it subject to the terms and conditions of the BSD
# copy, or redistribute it subject to the terms and conditions of the BSD
# License.   This program is distributed in the hope that it will be useful,
# License.   This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY expressed or implied, including the implied
# but WITHOUT ANY WARRANTY expressed or implied, including the implied
# warranties of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  A copy
# warranties of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  A copy
# of this license is available at http://www.opensource.org/licenses. Any
# of this license is available at http://www.opensource.org/licenses. Any
# Red Hat trademarks that are incorporated in the source code or documentation
# Red Hat trademarks that are incorporated in the source code or documentation
# are not subject to the BSD License and may only be used or replicated with
# are not subject to the BSD License and may only be used or replicated with
# the express permission of Red Hat, Inc.
# the express permission of Red Hat, Inc.
#
#
# Toshiba Media Processor startup file (crt0.S)
# Toshiba Media Processor startup file (crt0.S)
#
#
# Designed for user programs running in the 0-2Mb startup section
# Designed for user programs running in the 0-2Mb startup section
# which put interrupt/exception vectors in sdram.
# which put interrupt/exception vectors in sdram.
#
#
#define NOSIM
#define NOSIM
#define UseSDRAM
#define UseSDRAM
#include "sim-crt0.S"
#include "sim-crt0.S"
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.