OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [newlib-1.18.0/] [newlib-1.18.0-or32-1.0rc1/] [libgloss/] [rs6000/] [mbx-inbyte.c] - Diff between revs 207 and 345

Only display areas with differences | Details | Blame | View Log

Rev 207 Rev 345
/*
/*
 * mbx-inbyte.c -- inbyte function for targets using the eppcbug monitor
 * mbx-inbyte.c -- inbyte function for targets using the eppcbug monitor
 *
 *
 * Copyright (c) 1998 Cygnus Support
 * Copyright (c) 1998 Cygnus Support
 *
 *
 * The authors hereby grant permission to use, copy, modify, distribute,
 * The authors hereby grant permission to use, copy, modify, distribute,
 * and license this software and its documentation for any purpose, provided
 * and license this software and its documentation for any purpose, provided
 * that existing copyright notices are retained in all copies and that this
 * that existing copyright notices are retained in all copies and that this
 * notice is included verbatim in any distributions. No written agreement,
 * notice is included verbatim in any distributions. No written agreement,
 * license, or royalty fee is required for any of the authorized uses.
 * license, or royalty fee is required for any of the authorized uses.
 * Modifications to this software may be copyrighted by their authors
 * Modifications to this software may be copyrighted by their authors
 * and need not follow the licensing terms described here, provided that
 * and need not follow the licensing terms described here, provided that
 * the new terms are clearly indicated on the first page of each file where
 * the new terms are clearly indicated on the first page of each file where
 * they apply.
 * they apply.
 */
 */
 
 
#include "ppc-asm.h"
#include "ppc-asm.h"
 
 
int inbyte(void)
int inbyte(void)
{
{
    struct {
    struct {
        unsigned clun;
        unsigned clun;
        unsigned dlun;
        unsigned dlun;
        char     *data;
        char     *data;
        unsigned len;
        unsigned len;
        unsigned rsrvd;
        unsigned rsrvd;
        char     buf[4];
        char     buf[4];
    } ipb, *inpb;
    } ipb, *inpb;
 
 
    struct {
    struct {
        int status;
        int status;
        int cnt;
        int cnt;
    } opb, *outpb;
    } opb, *outpb;
 
 
    inpb = &ipb;
    inpb = &ipb;
    outpb = &opb;
    outpb = &opb;
 
 
    do {
    do {
        inpb->clun = 0;
        inpb->clun = 0;
        inpb->dlun = 0;
        inpb->dlun = 0;
        inpb->data = ipb.buf;
        inpb->data = ipb.buf;
        inpb->len  = 1;
        inpb->len  = 1;
        inpb->rsrvd = 0;
        inpb->rsrvd = 0;
 
 
        asm volatile (
        asm volatile (
            "mr  3,%0\n"
            "mr  3,%0\n"
            "mr  4,%1\n"
            "mr  4,%1\n"
            "li  10,0x200\n"
            "li  10,0x200\n"
            "sc"
            "sc"
            : /* no outputs */
            : /* no outputs */
            : "r" (inpb), "r" (outpb)
            : "r" (inpb), "r" (outpb)
            : "3", "4", "10"
            : "3", "4", "10"
        );
        );
    } while (outpb->status == 0 && outpb->cnt == 0);
    } while (outpb->status == 0 && outpb->cnt == 0);
 
 
    if (outpb->status == 0)
    if (outpb->status == 0)
        return ipb.buf[0] & 0xff;
        return ipb.buf[0] & 0xff;
 
 
    return -1;
    return -1;
}
}
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.