URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Only display areas with differences |
Details |
Blame |
View Log
Rev 207 |
Rev 345 |
#include "setarch.h"
|
#include "setarch.h"
|
|
|
#include "defines.h"
|
#include "defines.h"
|
|
|
#if defined (__H8300SX__)
|
#if defined (__H8300SX__)
|
.global _strcmp
|
.global _strcmp
|
_strcmp:
|
_strcmp:
|
mov.l er0,er2
|
mov.l er0,er2
|
loop:
|
loop:
|
mov.b @er2+,r0l
|
mov.b @er2+,r0l
|
beq eos
|
beq eos
|
sub.b @er1+,r0l
|
sub.b @er1+,r0l
|
beq loop
|
beq loop
|
exts.l #2,er0
|
exts.l #2,er0
|
rts
|
rts
|
eos:
|
eos:
|
sub.b @er1,r0l
|
sub.b @er1,r0l
|
exts.l #2,er0
|
exts.l #2,er0
|
rts
|
rts
|
#else
|
#else
|
.section .text
|
.section .text
|
.align 2
|
.align 2
|
.global _strcmp
|
.global _strcmp
|
_strcmp:
|
_strcmp:
|
MOVP A0P,A2P
|
MOVP A0P,A2P
|
MOVP A1P,A3P
|
MOVP A1P,A3P
|
.L5:
|
.L5:
|
mov.b @A2P+,A1L
|
mov.b @A2P+,A1L
|
beq .L3
|
beq .L3
|
mov.b @A3P+,A0L
|
mov.b @A3P+,A0L
|
cmp.b A0L,A1L
|
cmp.b A0L,A1L
|
beq .L5
|
beq .L5
|
#ifdef __NORMAL_MODE__
|
#ifdef __NORMAL_MODE__
|
sub #1,A3P
|
sub #1,A3P
|
#else
|
#else
|
subs #1,A3P
|
subs #1,A3P
|
#endif
|
#endif
|
.L3:
|
.L3:
|
mov.b @(-1,A2P),A0L
|
mov.b @(-1,A2P),A0L
|
mov.b @A3P,A1L
|
mov.b @A3P,A1L
|
sub.b A1L,A0L
|
sub.b A1L,A0L
|
; We have to sign extend the result to 32bits just in case
|
; We have to sign extend the result to 32bits just in case
|
; we are using 32bit integers.
|
; we are using 32bit integers.
|
#ifdef __H8300H__
|
#ifdef __H8300H__
|
exts.w r0
|
exts.w r0
|
exts.l er0
|
exts.l er0
|
#else
|
#else
|
#ifdef __H8300S__
|
#ifdef __H8300S__
|
exts.w r0
|
exts.w r0
|
exts.l er0
|
exts.l er0
|
#else
|
#else
|
bld #7,r0l
|
bld #7,r0l
|
subx r0h,r0h
|
subx r0h,r0h
|
subx r1l,r1l
|
subx r1l,r1l
|
subx r1h,r1h
|
subx r1h,r1h
|
#endif
|
#endif
|
#endif
|
#endif
|
rts
|
rts
|
.end
|
.end
|
#endif
|
#endif
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.