OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [gnu-src/] [newlib-1.18.0/] [newlib-1.18.0-or32-1.0rc1/] [newlib/] [libc/] [machine/] [sh/] [asm.h] - Diff between revs 207 and 345

Only display areas with differences | Details | Blame | View Log

Rev 207 Rev 345
#ifdef __STDC__
#ifdef __STDC__
# define _C_LABEL(x)    _ ## x
# define _C_LABEL(x)    _ ## x
#else
#else
# define _C_LABEL(x)    _/**/x
# define _C_LABEL(x)    _/**/x
#endif
#endif
#define _ASM_LABEL(x)   x
#define _ASM_LABEL(x)   x
 
 
#if __SH5__
#if __SH5__
# if __SH5__ == 32 && __SHMEDIA__
# if __SH5__ == 32 && __SHMEDIA__
#  define TEXT .section .text..SHmedia32, "ax"
#  define TEXT .section .text..SHmedia32, "ax"
# else
# else
#  define TEXT .text
#  define TEXT .text
# endif
# endif
 
 
# define _ENTRY(name)   \
# define _ENTRY(name)   \
        TEXT; .balign 8; .globl name; name:
        TEXT; .balign 8; .globl name; name:
#else
#else
#define _ENTRY(name)    \
#define _ENTRY(name)    \
        .text; .align 2; .globl name; name:
        .text; .align 2; .globl name; name:
#endif /* __SH5__ */
#endif /* __SH5__ */
 
 
#define ENTRY(name)     \
#define ENTRY(name)     \
        _ENTRY(_C_LABEL(name))
        _ENTRY(_C_LABEL(name))
 
 
#if (defined (__sh2__) || defined (__SH2E__) || defined (__sh3__) || defined (__SH3E__) \
#if (defined (__sh2__) || defined (__SH2E__) || defined (__sh3__) || defined (__SH3E__) \
     || defined (__SH4_SINGLE__) || defined (__SH4__)) \
     || defined (__SH4_SINGLE__) || defined (__SH4__)) \
     || defined (__SH4_SINGLE_ONLY__) || defined (__SH5__) || defined (__SH2A__)
     || defined (__SH4_SINGLE_ONLY__) || defined (__SH5__) || defined (__SH2A__)
#define DELAYED_BRANCHES
#define DELAYED_BRANCHES
#define SL(branch, dest, in_slot, in_slot_arg2) \
#define SL(branch, dest, in_slot, in_slot_arg2) \
        branch##.s dest; in_slot, in_slot_arg2
        branch##.s dest; in_slot, in_slot_arg2
#else
#else
#define SL(branch, dest, in_slot, in_slot_arg2) \
#define SL(branch, dest, in_slot, in_slot_arg2) \
        in_slot, in_slot_arg2; branch dest
        in_slot, in_slot_arg2; branch dest
#endif
#endif
 
 
#ifdef __LITTLE_ENDIAN__
#ifdef __LITTLE_ENDIAN__
#define SHHI shlld
#define SHHI shlld
#define SHLO shlrd
#define SHLO shlrd
#else
#else
#define SHHI shlrd
#define SHHI shlrd
#define SHLO shlld
#define SHLO shlld
#endif
#endif
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.