OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [gnu-src/] [newlib-1.18.0/] [newlib-1.18.0-or32-1.0rc1/] [newlib/] [libc/] [sys/] [a29khif/] [read.S] - Diff between revs 207 and 345

Only display areas with differences | Details | Blame | View Log

Rev 207 Rev 345
; @(#)_read.s   1.4 90/10/14 21:57:32, AMD
; @(#)_read.s   1.4 90/10/14 21:57:32, AMD
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; Copyright 1990 Advanced Micro Devices, Inc.
; Copyright 1990 Advanced Micro Devices, Inc.
;
;
; This software is the property of Advanced Micro Devices, Inc  (AMD)  which
; This software is the property of Advanced Micro Devices, Inc  (AMD)  which
; specifically  grants the user the right to modify, use and distribute this
; specifically  grants the user the right to modify, use and distribute this
; software provided this notice is not removed or altered.  All other rights
; software provided this notice is not removed or altered.  All other rights
; are reserved by AMD.
; are reserved by AMD.
;
;
; AMD MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS
; AMD MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS
; SOFTWARE.  IN NO EVENT SHALL AMD BE LIABLE FOR INCIDENTAL OR CONSEQUENTIAL
; SOFTWARE.  IN NO EVENT SHALL AMD BE LIABLE FOR INCIDENTAL OR CONSEQUENTIAL
; DAMAGES IN CONNECTION WITH OR ARISING FROM THE FURNISHING, PERFORMANCE, OR
; DAMAGES IN CONNECTION WITH OR ARISING FROM THE FURNISHING, PERFORMANCE, OR
; USE OF THIS SOFTWARE.
; USE OF THIS SOFTWARE.
;
;
; So that all may benefit from your experience, please report  any  problems
; So that all may benefit from your experience, please report  any  problems
; or  suggestions about this software to the 29K Technical Support Center at
; or  suggestions about this software to the 29K Technical Support Center at
; 800-29-29-AMD (800-292-9263) in the USA, or 0800-89-1131  in  the  UK,  or
; 800-29-29-AMD (800-292-9263) in the USA, or 0800-89-1131  in  the  UK,  or
; 0031-11-1129 in Japan, toll free.  The direct dial number is 512-462-4118.
; 0031-11-1129 in Japan, toll free.  The direct dial number is 512-462-4118.
;
;
; Advanced Micro Devices, Inc.
; Advanced Micro Devices, Inc.
; 29K Support Products
; 29K Support Products
; Mail Stop 573
; Mail Stop 573
; 5900 E. Ben White Blvd.
; 5900 E. Ben White Blvd.
; Austin, TX 78741
; Austin, TX 78741
; 800-292-9263
; 800-292-9263
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; _read.s
; _read.s
;       int nread = _read( int fd, char *buf, int count );
;       int nread = _read( int fd, char *buf, int count );
;
;
        .file   "_read.s"
        .file   "_read.s"
        .include "sys/sysmac.h"
        .include "sys/sysmac.h"
        .text
        .text
        .word   0x00050000              ; Debugger tag word
        .word   0x00050000              ; Debugger tag word
        .global __read
        .global __read
;; syscalls used now --         .global _read
;; syscalls used now --         .global _read
__read:
__read:
;; syscalls used now -- _read:
;; syscalls used now -- _read:
        .ifdef  _BSD_OS
        .ifdef  _BSD_OS
;               BSD version - uses readv const tav,HIF_call @ asneq V_SYSCALL,gr1,gr1 @ jmpti tav,lr0 @ const tpc,_errno @ consth tpc,_errno @ store 0,0,tav,tpc @ jmpi lr0 @ constn v0,-1
;               BSD version - uses readv const tav,HIF_call @ asneq V_SYSCALL,gr1,gr1 @ jmpti tav,lr0 @ const tpc,_errno @ consth tpc,_errno @ store 0,0,tav,tpc @ jmpi lr0 @ constn v0,-1
        sub     msp, msp, 8
        sub     msp, msp, 8
        store   0, 0, lr3, msp
        store   0, 0, lr3, msp
        add     tav, msp, 4
        add     tav, msp, 4
        add     lr3, msp, 0
        add     lr3, msp, 0
        store   0, 0, lr4, tav
        store   0, 0, lr4, tav
        const   lr4, 1
        const   lr4, 1
        const tav,HIF_readv @ asneq V_SYSCALL,gr1,gr1
        const tav,HIF_readv @ asneq V_SYSCALL,gr1,gr1
        jmpti   tav, lr0
        jmpti   tav, lr0
        add     msp, msp, 8
        add     msp, msp, 8
        const tpc,_errno @ consth tpc,_errno @ store 0,0,tav,tpc @ jmpi lr0 @ constn v0,-1
        const tpc,_errno @ consth tpc,_errno @ store 0,0,tav,tpc @ jmpi lr0 @ constn v0,-1
        .else
        .else
        const tav,HIF_read @ asneq V_SYSCALL,gr1,gr1 @ jmpti tav,lr0 @ const tpc,_errno @ consth tpc,_errno @ store 0,0,tav,tpc @ jmpi lr0 @ constn v0,-1
        const tav,HIF_read @ asneq V_SYSCALL,gr1,gr1 @ jmpti tav,lr0 @ const tpc,_errno @ consth tpc,_errno @ store 0,0,tav,tpc @ jmpi lr0 @ constn v0,-1
        .endif
        .endif
        .end
        .end
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.