!
|
!
|
/ 1223831531 0 0 0 262 `
|
/ 1223831531 0 0 0 262 `
|
J J J J J J J J ] ] ] ] ] ] dc_inv __i686.get_pc_thunk.bx dc __i686.get_pc_thunk.cx reg_dc_sec dc_info dc_simulate_write dc_simulate_read ic_inv __i686.get_pc_thunk.bx ic_state __i686.get_pc_thunk.cx reg_ic_sec ic_simulate_fetch dcache-model.o/ 1223831530 500 500 100664 23448 `
|
J J J J J J J J ] ] ] ] ] ] dc_inv __i686.get_pc_thunk.bx dc __i686.get_pc_thunk.cx reg_dc_sec dc_info dc_simulate_write dc_simulate_read ic_inv __i686.get_pc_thunk.bx ic_state __i686.get_pc_thunk.cx reg_ic_sec ic_simulate_fetch dcache-model.o/ 1223831530 500 500 100664 23448 `
|
ELF ? 4 ( UWVS 1ҋE 1 U~ ~`U T 1 f(9}9:u(9|t#u B B$ [^_]Í ~}1ҍ @ (9|[^_]É' UU u ]Ë ]Ðt& UU ]Ð UU ]Ð UU ]Ð UU ]ÐUVS D$ D$ $D$ ƍ D$ D$4$ D$ D$4$D$ ` D$ D$4$D$ D$ D$4$D$ p D$ D$4$D$ p D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ 4$D$ D$[^]fUSU Bw []Ð D$E D$ D$ $[]USE t6 tY D$ D$ D$ $[]Ð ǀ []f ǀ []fU(] u}
|
ELF ? 4 ( UWVS 1ҋE 1 U~ ~`U T 1 f(9}9:u(9|t#u B B$ [^_]Í ~}1ҍ @ (9|[^_]É' UU u ]Ë ]Ðt& UU ]Ð UU ]Ð UU ]Ð UU ]ÐUVS D$ D$ $D$ ƍ D$ D$4$ D$ D$4$D$ ` D$ D$4$D$ D$ D$4$D$ p D$ D$4$D$ p D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ D$ 4$D$ D$[^]fUSU Bw []Ð D$E D$ D$ $[]USE t6 tY D$ D$ D$ $[]Ð ǀ []f ǀ []fU(] u}
|
D$ D$G $ D$ D$ D$ D$G $]u}]Ðt& @ D$& D$ D$ $t& ' U] uu4$t ~- D$ D$ $]u]Ð4$ ]u]Ív U] uu4$t ~2 D$ D$ $]u]Í 4$ Љ ]u]Ð& UWVSL } } } 0 ~ 1ҋE 1҉u䋱 UEv ET8 1}
|
D$ D$G $ D$ D$ D$ D$G $]u}]Ðt& @ D$& D$ D$ $t& ' U] uu4$t ~- D$ D$ $]u]Ð4$ ]u]Ív U] uu4$t ~2 D$ D$ $]u]Í 4$ Љ ]u]Ð& UWVSL } } } 0 ~ 1ҋE 1҉u䋱 UEv ET8 1}
|
(9}M9
|
(9}M9
|
uE(9|} } }@UL8$}UЍU؍| uЍD$ ;G~(9u}苳 EЍ }؍ȋ D:$ uB
|
uE(9|} } }@UL8$}UЍU؍| uЍD$ ;G~(9u}苳 EЍ }؍ȋ D:$ uB
|
~$eET$1ft(9uM ЋE؉|$ B<E1f1R E x @ EsfUWVS L t ud} } 1}t& t$Pt M t$ D$$L$L[^_]Ë u 1ҋE 1҉u UE ET0 1u (9}M9
|
~$eET$1ft(9uM ЋE؉|$ B<E1f1R E x @ EsfUWVS L t ud} } 1}t& t$Pt M t$ D$$L$L[^_]Ë u 1ҋE 1҉u UE ET0 1u (9}M9
|
uE(9|}T u u UL0$uU̍U؍t }̍D$& ;F~(9uE苻 u̍ uD2$ B $ > $ > I : ;
: ;I8
|
uE(9|}T u u UL0$uU̍U؍t }̍D$& ;F~(9uE苻 u̍ uD2$ B $ > $ > I : ;
: ;I8
|
|
|
: ;
: ; I8
|
: ;
: ; I8
|
I
! I/ & I : ; ' I I ' : ;
: ; I8
|
I
! I/ & I : ; ' I I ' : ;
: ; I8
|
: ;
: ; I : ; (
' I < : ; ! I/ : ; .? : ;' @ : ;I 4 : ;I !4 : ;I "4 : ;I #.: ;' @ $ : ;I % : ;I
|
: ;
: ; I : ; (
' I < : ; ! I/ : ; .? : ;' @ : ;I 4 : ;I !4 : ;I "4 : ;I #.: ;' @ $ : ;I % : ;I
|
&. ? : ; ' @ ' (4 : ;I
|
&. ? : ; ' @ ' (4 : ;I
|
).? : ; ' @ * : ; I + : ; I
|
).? : ; ' @ * : ; I + : ; I
|
,4 : ; I -4 : ; I .4 : ; I / U 04 : ;I 1.? : ; ' I@ 24 : ; I 34 : ; I? < 44 : ; I?
|
,4 : ; I -4 : ; I .4 : ; I / U 04 : ;I 1.? : ; ' I@ 24 : ; I 34 : ; I? < 44 : ; I?
|
& 5 0 Y I int F 8a y d I o 1 -t Z # # \ # # + # # # \ # j # f #$ ! #( #, " #0 $ #4 q &Z #8 ) *Z #< k ,z #@ = 0> #D 1L #F $ 2 #G S 6 #H 1 ? #L R H #T Y I #X ` J #\ g K #` n L% #d NZ #h S P #l
|
& 5 0 Y I int F 8a y d I o 1 -t Z # # \ # # + # # # \ # j # f #$ ! #( #, " #0 $ #4 q &Z #8 ) *Z #< k ,z #@ = 0> #D 1L #F $ 2 #G S 6 #H 1 ? #L R H #T Y I #X ` J #\ g K #` n L% #d NZ #h S P #l
|
8 # # Z # {
t
' 17 2> 40 " . / 9Y ^ : # ;s # > # E s E E Y E E E y @Dg EZ # FZ # HZ # & I # KZ # K L # NZ # OZ # F PZ # 7 Qa #$ 1 Ra #, 7 SZ #4 U #8 V #< Z A [Z # e \Z # ]Z # ^Z # _ # c d # eZ # h fZ # gZ # w hZ # lF mZ # nZ # ? oZ # pZ # $t A uZ # vZ # wZ # O xZ # yZ # i zZ # {Z # |Z # }Z # pic A Z # Z #
A Z # j A Z # S Z # Z # Z # Z # Z # A Z # : Z # e Z # { E # 7G ext A& # sim W # _ `g #Lcuc i #`cpu q #tdc ~F #pic #pm #bpb
# j # T> > # > # > # > # A Z # # Z # Z # a # a #( Q D #0 E #8 Z #< ! Z #@ w Z #D 7 a #H Z #P E a # a # Z # * Z # Z # A Z # > # e Z # # D # Z
G sim G # cpu K #T _ ̚ #pcuc #| ـ , ڜ 9 Z a i z # [ u
|
8 # # Z # {
t
' 17 2> 40 " . / 9Y ^ : # ;s # > # E s E E Y E E E y @Dg EZ # FZ # HZ # & I # KZ # K L # NZ # OZ # F PZ # 7 Qa #$ 1 Ra #, 7 SZ #4 U #8 V #< Z A [Z # e \Z # ]Z # ^Z # _ # c d # eZ # h fZ # gZ # w hZ # lF mZ # nZ # ? oZ # pZ # $t A uZ # vZ # wZ # O xZ # yZ # i zZ # {Z # |Z # }Z # pic A Z # Z #
A Z # j A Z # S Z # Z # Z # Z # Z # A Z # : Z # e Z # { E # 7G ext A& # sim W # _ `g #Lcuc i #`cpu q #tdc ~F #pic #pm #bpb
# j # T> > # > # > # > # A Z # # Z # Z # a # a #( Q D #0 E #8 Z #< ! Z #@ w Z #D 7 a #H Z #P E a # a # Z # * Z # Z # A Z # > # e Z # # D # Z
G sim G # cpu K #T _ ̚ #pcuc #| ـ , ڜ 9 Z a i z # [ u
|
#
|
#
|
# *
|
# *
|
#dat # 6
|
#dat # 6
|
# <
|
# <
|
#
|
#
|
*
|
*
|
|
|
y 0
|
y 0
|
Gy
|
Gy
|
HZ # I # ` J # L O R # S # T T # $ W # 4 X # Y # \ # D ] # F ^/ # Z a #$ b #( C c #, h #0 i/ #4 l #8 m #< pZ #@ qZ #Dlog t #H / m y z # . { # | # ! } # ~ # t Z #log > #ops y
|
HZ # I # ` J # L O R # S # T T # $ W # 4 X # Y # \ # D ] # F ^/ # Z a #$ b #( C c #, h #0 i/ #4 l #8 m #< pZ #@ qZ #Dlog t #H / m y z # . { # | # ! } # ~ # t Z #log > #ops y
|
# y
|
# y
|
#h 5 P
|
#h 5 P
|
5b
reg
|
5b
reg
|
6b
#
|
6b
#
|
7r
#
|
7r
#
|
8 # r
|
8 # r
|
9Z #pc
|
9Z #pc
|
: #
|
: #
|
; #
|
; #
|
< #
|
< #
|
=B
|
=B
|
#
|
#
|
>B
|
>B
|
# r
:
} ;Z # Z # (1
2
# 3 # lru 4Z #$
T /' way 5' #
7
= . < , set >Z !way >Z d !i ?Z w " @ # l k $val jG %dat k # p %val G %dat # A %val G %dat # 8 y %val G %dat # d %val G %dat
|
# r
:
} ;Z # Z # (1
2
# 3 # lru 4Z #$
T /' way 5' #
7
= . < , set >Z !way >Z d !i ?Z w " @ # l k $val jG %dat k # p %val G %dat # A %val G %dat # 8 y %val G %dat # d %val G %dat
|
n !sec <
|
n !sec <
|
#v p $val G %dat # n N $val G ; %dat & :p U O #! ` { $val G %dat ' (. Z P # $val G %dat 'P ~ ( Z P )
|
#v p $val G %dat # n N $val G ; %dat & :p U O #! ` { $val G %dat ' (. Z P # $val G %dat 'P ~ ( Z P )
|
*. ' + * w * Z ,set Z -way Z -i Z ) . -tmp ~ / 0 Z 0 Z 1 U
|
*. ' + * w * Z ,set Z -way Z -i Z ) . -tmp ~ / 0 Z 0 Z 1 U
|
? p *. T k + T * TZ ,set VZ -way VZ -i WZ C . X -tmp Y / 2 Z 2 Z c 3 3 3Y 3 3 3 3 Z 3P
|
? p *. T k + T * TZ ,set VZ -way VZ -i WZ C . X -tmp Y / 2 Z 2 Z c 3 3 3Y 3 3 3 3 Z 3P
|
R 3 U
4dc 6 )
../../cache /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common dcache-model.c stddef.h types.h stdio.h libio.h stdint.h arch.h sim-config.h abstract.h execute.h stats.h A2q[
|
R 3 U
4dc 6 )
../../cache /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common dcache-model.c stddef.h types.h stdio.h libio.h stdint.h arch.h sim-config.h abstract.h execute.h stats.h A2q[
|
fxПeZvn+gqtP˼w.ϼ t@@@@/ʀ0$$$$$$$$MKq*VfK
*rt
w|4F3x 8f= "ticiSf= <"ticiC~ B@bj*j.wcM-/uM":>>H>hhu% ֟I/Wg iœis:0:>>d>Z/zfhY[JK-gVeUh fi#<Jic1G,2 " Xw <w<wf un/(73&-r-!gV9?9uLH>h dc enabled nsets nways blocksize ustates load_hitdelay load_missdelay store_hitdelay store_missdelay Data cache %dKB: [%08x] -> read %08x
|
fxПeZvn+gqtP˼w.ϼ t@@@@/ʀ0$$$$$$$$MKq*VfK
*rt
w|4F3x 8f= "ticiSf= <"ticiC~ B@bj*j.wcM-/uM":>>H>hhu% ֟I/Wg iœis:0:>>d>Z/zfhY[JK-gVeUh fi#<Jic1G,2 " Xw <w<wf un/(73&-r-!gV9?9uLH>h dc enabled nsets nways blocksize ustates load_hitdelay load_missdelay store_hitdelay store_missdelay Data cache %dKB: [%08x] -> read %08x
|
Warning number of data cache usage states must be 2, 3 or 4: ignored
|
Warning number of data cache usage states must be 2, 3 or 4: ignored
|
Warning: data cache block size not %d or %d: ignored
|
Warning: data cache block size not %d or %d: ignored
|
DCache not implemented. Set UPR[DCP].
|
DCache not implemented. Set UPR[DCP].
|
%d ways, %d sets, block size %d bytes
|
%d ways, %d sets, block size %d bytes
|
Warning: data cache nways not a power of 2 <= %d: ignored
|
Warning: data cache nways not a power of 2 <= %d: ignored
|
Warning: data cache nsets not a power of 2 <= %d: ignored
|
Warning: data cache nsets not a power of 2 <= %d: ignored
|
| AB
C K AB
p LB
LB
LB
LB
~ AB
B p ` AB
D AB
D p AB
FQ ` AB
FN AB
FN N AB
F
|
| AB
C K AB
p LB
LB
LB
LB
~ AB
B p ` AB
D AB
D p AB
FQ ` AB
FN AB
FN N AB
F
|
AB
C t t u R R u u z Q | P P R ! t! # t# k u 5 p | t| ~ t~ u t t u t t u t t u t t n u + l V p q tq s ts u p t t n u p q tq s ts U u ` a ta c tc u ` t t u t t
|
AB
C t t u R R u u z Q | P P R ! t! # t# k u 5 p | t| ~ t~ u t t u t t u t t u t t n u + l V p q tq s ts u p t t n u p q tq s ts U u ` a ta c tc u ` t t u t t
|
u : : u u
|
u : : u u
|
u
|
u
|
|
|
u ` ` z uz P P
u
|
u ` ` z uz P P
u
|
|
|
u M uh
|
u M uh
|
uh S P
& P? a Pa W
|
uh S P
& P? a Pa W
|
&
|
&
|
W&
|
W&
|
2
|
2
|
PV
|
PV
|
s
|
s
|
Q * W W R
W
|
Q * W W R
W
|
|
|
W
|
W
|
|
|
W
|
W
|
|
|
R z W) a W&
|
R z W) a W&
|
|
|
W
|
W
|
|
|
W z ul
|
W z ul
|
ul
|
ul
|
|
|
ul
|
ul
|
|
|
ul
|
ul
|
|
|
t
|
t
|
|
|
t
|
t
|
u
|
u
|
f f p up u "
"
u
|
f f p up u "
"
u
|
f uf T
uT
u f p uh uh"
uh
uh PT
`
P
Q
Q
V V Q 6 Q ( m V V V T
V ! RF U R R V R V
R
P
R
P
R
P f p ul ul*
T
ulj
ul
ul f 7 dc_inv reg_dc_sec N dc_info dc_simulate_write dc_simulate_read dc
|
f uf T
uT
u f p uh uh"
uh
uh PT
`
P
Q
Q
V V Q 6 Q ( m V V V T
V ! RF U R R V R V
R
P
R
P
R
P f p ul ul*
T
ulj
ul
ul f 7 dc_inv reg_dc_sec N dc_info dc_simulate_write dc_simulate_read dc
|
|
|
|
|
|
|
|
|
*
vapi_fn iqueue sec_end params debug _shortbuf addr_mask _IO_lock_t write_dat32 blocksize stderr insn_addr _IO_buf_end dc_ustates dc_enabled mem_cycles minway virt_addr write_up _IO_write_end unsigned int next uint32_t _flags nways writeprog32 paramt_none btic dc_info clkcycle_ps _markers loadcycles str_val read_dat16 dependstats mprof_fn readfunc8 class_ptr calling_convention vapi_id icomplet iprompt_run _pos stdout readmiss _IO_save_end readfunc16 fout mdelay long long unsigned int fexe_log sbp_bf_fwd tagaddr size_mask read_dat32 exe_log _IO_backup_base _offset int_val init writefunc8 time_point _IO_read_end addr_val delay_insn readhit iqueue_entry paramt_longlong size_t dc_nsets width store_hitdelay edge_trigger writemiss _IO_read_base runtime stdin cycle_duration _next readfunc32 dc_inv dc_nways hazardwait /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/cache storecycles pic_lines superscalar minlru longlong_val char insn_ea _mode filename _IO_marker insn _IO_read_ptr data load_missdelay uint8_t supercycles memory_order fmprof oraddr_t _IO_write_base gdb_enabled long long int dc_set paramt_int _IO_save_base valid param_t hazards mprofile sbuf_len read_up writeprog32_dat insn_index set_bits end_cycles dc_simulate_write timings_fn history direct_ops paramt_word __quad_t pc_delay size prof_fn dataaddr exe_log_start instructions __pad1 __pad2 __pad3 __pad4 __pad5 paramt_addr enable_bursts uorreg_t dc_store_missdelay _vtable_offset sec_start fprof hush reset_instructions uint16_t cur_area stalled dc_blocksize load_hitdelay config ustates ../../cache/dcache-model.c enabled short int sbp_bnf_fwd vapi long int dev_memarea config_param dc_store_hitdelay vapi_file hide_device_id delayw hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val data_ci nsets name mem_ops read_dat8 way_bits exe_log_marker exe_log_type _lock long unsigned int _old_offset no_multicycle _IO_FILE ext_int iprompt reg_dc_sec dc_load_missdelay dc_stats sprs unsigned char dc_load_hitdelay _sbuf line write_dat16 _IO_write_ptr config_section delayr paramt_str writehit reset_cycles writefunc16 cpu_state write_dat8 server_port _fileno __off_t verbose signed char cachestats_entry profile short unsigned int exe_log_fn addr_compare writefunc32 double missdelay cycles _chain FILE writeprog8_dat dc_simulate_read _flags2 exe_log_end _cur_column __off64_t _unused2 _IO_buf_base store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $Ë $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.cx .text.__i686.get_pc_thunk.bx .note.GNU-stack .group + 4 7 + < 2 P pK % + 0 B > `P 8
|
*
vapi_fn iqueue sec_end params debug _shortbuf addr_mask _IO_lock_t write_dat32 blocksize stderr insn_addr _IO_buf_end dc_ustates dc_enabled mem_cycles minway virt_addr write_up _IO_write_end unsigned int next uint32_t _flags nways writeprog32 paramt_none btic dc_info clkcycle_ps _markers loadcycles str_val read_dat16 dependstats mprof_fn readfunc8 class_ptr calling_convention vapi_id icomplet iprompt_run _pos stdout readmiss _IO_save_end readfunc16 fout mdelay long long unsigned int fexe_log sbp_bf_fwd tagaddr size_mask read_dat32 exe_log _IO_backup_base _offset int_val init writefunc8 time_point _IO_read_end addr_val delay_insn readhit iqueue_entry paramt_longlong size_t dc_nsets width store_hitdelay edge_trigger writemiss _IO_read_base runtime stdin cycle_duration _next readfunc32 dc_inv dc_nways hazardwait /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/cache storecycles pic_lines superscalar minlru longlong_val char insn_ea _mode filename _IO_marker insn _IO_read_ptr data load_missdelay uint8_t supercycles memory_order fmprof oraddr_t _IO_write_base gdb_enabled long long int dc_set paramt_int _IO_save_base valid param_t hazards mprofile sbuf_len read_up writeprog32_dat insn_index set_bits end_cycles dc_simulate_write timings_fn history direct_ops paramt_word __quad_t pc_delay size prof_fn dataaddr exe_log_start instructions __pad1 __pad2 __pad3 __pad4 __pad5 paramt_addr enable_bursts uorreg_t dc_store_missdelay _vtable_offset sec_start fprof hush reset_instructions uint16_t cur_area stalled dc_blocksize load_hitdelay config ustates ../../cache/dcache-model.c enabled short int sbp_bnf_fwd vapi long int dev_memarea config_param dc_store_hitdelay vapi_file hide_device_id delayw hitdelay log_enabled writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val data_ci nsets name mem_ops read_dat8 way_bits exe_log_marker exe_log_type _lock long unsigned int _old_offset no_multicycle _IO_FILE ext_int iprompt reg_dc_sec dc_load_missdelay dc_stats sprs unsigned char dc_load_hitdelay _sbuf line write_dat16 _IO_write_ptr config_section delayr paramt_str writehit reset_cycles writefunc16 cpu_state write_dat8 server_port _fileno __off_t verbose signed char cachestats_entry profile short unsigned int exe_log_fn addr_compare writefunc32 double missdelay cycles _chain FILE writeprog8_dat dc_simulate_read _flags2 exe_log_end _cur_column __off64_t _unused2 _IO_buf_base store_missdelay GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $Ë $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_ranges .debug_str .comment .text.__i686.get_pc_thunk.cx .text.__i686.get_pc_thunk.bx .note.GNU-stack .group + 4 7 + < 2 P pK % + 0 B > `P 8
|
R % - N Z
|
R % - N Z
|
^ 2 ( m 2 x) G * | Z d, 4 j [ u4 [ 4 8 0 4 y F> - s> w> {> {> 2 `D 1 0I >
|
^ 2 ( m 2 x) G * | Z d, 4 j [ u4 [ 4 8 0 4 y F> - s> w> {> {> 2 `D 1 0I >
|
K p , > P c l ` u p `
! ) 7 F U
H
e
w
# - 4 7 N ~ Y h y p N
|
K p , > P c l ` u p `
! ) 7 F U
H
e
w
# - 4 7 N ~ Y h y p N
|
# 1 dcache-model.c dc_enabled dc_load_hitdelay dc_load_missdelay dc_store_hitdelay dc_store_missdelay dc_nsets dc_nways dc_blocksize dc_ustates .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC13 .LC14 .LC12 .LC15 .LC16 .LC17 dc_inv __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ cpu_state config dc __i686.get_pc_thunk.cx reg_dc_sec reg_config_sec reg_config_param stderr fwrite fprintf dc_info runtime is_power2 log2_int dc_simulate_write data_ci cur_area dc_stats setsim_mem32 setsim_mem16 setsim_mem8 evalsim_mem32 dc_simulate_read evalsim_mem16 evalsim_mem8 2
|
# 1 dcache-model.c dc_enabled dc_load_hitdelay dc_load_missdelay dc_store_hitdelay dc_store_missdelay dc_nsets dc_nways dc_blocksize dc_ustates .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC10 .LC11 .LC13 .LC14 .LC12 .LC15 .LC16 .LC17 dc_inv __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ cpu_state config dc __i686.get_pc_thunk.cx reg_dc_sec reg_config_sec reg_config_param stderr fwrite fprintf dc_info runtime is_power2 log2_int dc_simulate_write data_ci cur_area dc_stats setsim_mem32 setsim_mem16 setsim_mem8 evalsim_mem32 dc_simulate_read evalsim_mem16 evalsim_mem8 2
|
3 4 ) 5 T 5 g 6 6 5 6 ' 7 -
|
3 4 ) 5 T 5 g 6 6 5 6 ' 7 -
|
3 7 4 D 5 R 4 _ 5 q 7 w
|
3 7 4 D 5 R 4 _ 5 q 7 w
|
3 5 7
|
3 5 7
|
3 5 7
|
3 5 7
|
3 5 7
|
3 5 7
|
3 5 2
|
3 5 2
|
3 9 - 7 C : I S g : m w : : ! : " : # : ! + $ ? : E O % c : { 2
|
3 9 - 7 C : I S g : m w : : ! : " : # : ! + $ ? : E O % c : { 2
|
3 5 ; & < 2
|
3 5 ; & < 2
|
3 ' ; = " 5 2 4 J 5 Z 4 z 2
|
3 ' ; = " 5 2 4 J 5 Z 4 z 2
|
3 4 5 ? ( = ) = * ? G * O < j 2 p
|
3 4 5 ? ( = ) = * ? G * O < j 2 p
|
3 ~ @ + ; = A 5 4 2
|
3 ~ @ + ; = A 5 4 2
|
3 @ , * ; < = T A Z 5 ` 4 2
|
3 @ , * ; < = T A Z 5 ` 4 2
|
3 4 C D 5 5 < 6 E 5 ? F G H 5 + E 5 I D
|
3 4 C D 5 5 < 6 E 5 ? F G H 5 + E 5 I D
|
5 {
|
5 {
|
5
|
5
|
?
|
?
|
5
|
5
|
E
|
E
|
6
|
6
|
2
|
2
|
|
|
3
|
3
|
4 8 D N - b = r C ~ 5 5 6 E ` 5 ? I K
L V
5 \
E
E
6
- - = 3 5 v I 5 D 5 ; 5 _ 5 e ? ! & 3 : A H O V d k p { * 9 H W f u ) 8 G V e u | / = K ! / = K Y p ~ * 8 O ] k y $ 2 @ N \ s 8 P ^ l z " 0 G T b p ~ + H T _ j u
|
4 8 D N - b = r C ~ 5 5 6 E ` 5 ? I K
L V
5 \
E
E
6
- - = 3 5 v I 5 D 5 ; 5 _ 5 e ? ! & 3 : A H O V d k p { * 9 H W f u ) 8 G V e u | / = K ! / = K Y p ~ * 8 O ] k y $ 2 @ N \ s 8 P ^ l z " 0 G T b p ~ + H T _ j u
|
1
|
1
|
C
|
C
|
O
|
O
|
]
|
]
|
k
|
k
|
z
|
z
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
. < J X f t 6 B P ^ l z
"
2
B
R
9 A E I R ] y
|
. < J X f t 6 B P ^ l z
"
2
B
R
9 A E I R ] y
|
B J N R z " & : P W [ _ d l p t ) . < F K U o | - 2 G L Q [ ` j q ~ 6 ) 8 < P T h l ( , H L h l icache-model.o/ 1223831531 500 500 100664 19552 `
|
B J N R z " & : P W [ _ d l p t ) . < F K U o | - 2 G L Q [ ` j q ~ 6 ) 8 < P T h l ( , H L h l icache-model.o/ 1223831531 500 500 100664 19552 `
|
ELF (4 4 ( UVS 0tYEN(#F, tMM#N0;F4s: V9V4v( F9u F V9V4wf[^]Ít& ;F4sNVt& F9F4w[^]Í& ' UUE ҉P u ]Í ]ÐUUEP$]fUUEP ]fUVS p D$@ D$ $D$ ƍ D$ D$4$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ ` D$ D$4$D$ D$ D$4$D$ D$ 4$D$ D$[^]Í USU BwEP []Í& D$L D$ D$ $[]USE t6 tQ D$ D$ D$ $[]ÐE@ []ËU B []U(] }}u tdGGG
|
ELF (4 4 ( UVS 0tYEN(#F, tMM#N0;F4s: V9V4v( F9u F V9V4wf[^]Ít& ;F4sNVt& F9F4w[^]Í& ' UUE ҉P u ]Í ]ÐUUEP$]fUUEP ]fUVS p D$@ D$ $D$ ƍ D$ D$4$ D$ D$4$D$ D$ D$4$D$ D$ D$4$D$ ` D$ D$4$D$ D$ D$4$D$ D$ 4$D$ D$[^]Í USU BwEP []Í& D$L D$ D$ $[]USE t6 tQ D$ D$ D$ $[]ÐE@ []ËU B []U(] }}u tdGGG
|
D$ D$F $GD$GD$ GD$ D$F $]u}]Ë @ D$& D$ D$ $ƍv U] uu4$t ~- D$ D$ $]u]Ð4$U r ]u]É' U] uu4$t ~2 D$ D$ $]u]Í 4$U r Љ ]u]Í& ' UWVS $D @ @ @ @ @ @$ @ @ @ $ Љ F$ ~t ʀ 0 [^_]Ðt& ދ D$ D$ D$ $$
UWVS u ~~~urF F$VF(FF,ЃFV8҉V<؉F0FFF4F F@F tP t$$ [^_]Ív <$ FF$FtvFF$Ft]|$D$ $FFVD$ $D$FFVD$ D$$ D$ D$ D$ $$ UWVS L EЋ t uQE UD$$Ƌ t$Pt M t$ D$$L$L[^_]Ív u}ЋuEO(#w,W4#G0u9։EȉU OuuM9u MЋuUԋIΉMM܉u' u܋}}U;Eȉu }}9}rEЋUЋ}uH@ r}ă@t& Uu;Us+9sUuЋ }v@}ĉuԐt& EċMȋUԋuċ} E;x4s&}Ѝ WtEH9H4wUЉыBR@0U#QvEP9P4w@@M䋓 uЋF$B $ > $ > I & I : ;
|
D$ D$F $GD$GD$ GD$ D$F $]u}]Ë @ D$& D$ D$ $ƍv U] uu4$t ~- D$ D$ $]u]Ð4$U r ]u]É' U] uu4$t ~2 D$ D$ $]u]Í 4$U r Љ ]u]Í& ' UWVS $D @ @ @ @ @ @$ @ @ @ $ Љ F$ ~t ʀ 0 [^_]Ðt& ދ D$ D$ D$ $$
UWVS u ~~~urF F$VF(FF,ЃFV8҉V<؉F0FFF4F F@F tP t$$ [^_]Ív <$ FF$FtvFF$Ft]|$D$ $FFVD$ $D$FFVD$ D$$ D$ D$ D$ $$ UWVS L EЋ t uQE UD$$Ƌ t$Pt M t$ D$$L$L[^_]Ív u}ЋuEO(#w,W4#G0u9։EȉU OuuM9u MЋuUԋIΉMM܉u' u܋}}U;Eȉu }}9}rEЋUЋ}uH@ r}ă@t& Uu;Us+9sUuЋ }v@}ĉuԐt& EċMȋUԋuċ} E;x4s&}Ѝ WtEH9H4wUЉыBR@0U#QvEP9P4w@@M䋓 uЋF$B $ > $ > I & I : ;
|
: ;I8
|
: ;I8
|
: ;
: ; I8
|
: ;
: ; I8
|
I ! I/ : ;
: ; I8
|
I ! I/ : ;
: ; I8
|
: ;
: ; I : ; (
' I ' I < : ; ' I : ; ! I/ .? : ; ' @ : ; I 4 : ; I 4 : ; I !.: ; ' @ " : ; I #4 : ; I $.: ;' @ % : ;I
|
: ;
: ; I : ; (
' I ' I < : ; ' I : ; ! I/ .? : ; ' @ : ; I 4 : ; I 4 : ; I !.: ; ' @ " : ; I #4 : ; I $.: ;' @ % : ;I
|
&4 : ;I '.? : ;' @ (4 : ;I ) : ;I * +4 : ;I
|
&4 : ;I '.? : ;' @ (4 : ;I ) : ;I * +4 : ;I
|
,.: ;I@ -4 : ;I .4 : ;I /.? : ; ' I@ 04 : ; I
|
,.: ;I@ -4 : ;I .4 : ;I /.? : ; ' I@ 04 : ; I
|
14 : ; I? < 24 : ; I?
|
14 : ; I? < 24 : ; I?
|
@ $ N 0 { int N S g ^ z 8v V S 1Z T 2: = 40 1 -
|
@ $ N 0 { int N S g ^ z 8v V S 1Z T 2: = 40 1 -
|
A #
|
A #
|
#
|
#
|
#
|
#
|
u #
|
u #
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
#
|
e #
|
e #
|
% #$
|
% #$
|
#(
|
#(
|
V #,
|
V #,
|
" #0
|
" #0
|
$ #4
|
$ #4
|
&A #8
|
&A #8
|
*A #<
|
*A #<
|
y , #@
|
y , #@
|
0: #D
|
0: #D
|
1h #F
|
1h #F
|
2 #G
|
2 #G
|
a 6 #H
|
a 6 #H
|
? #L
|
? #L
|
H #T
|
H #T
|
I #X
|
I #X
|
J #\
|
J #\
|
K #`
|
K #`
|
L% #d
|
L% #d
|
NA #h
|
NA #h
|
P #l * # # A #
S 7
S 7 ' . / T , # # # n # \ A # # A # 1 A # v # e v #( # #0 a #8 q A #< A #@ J A #D v #H 2 A #P y v # 7 v # ] A # A # A # Ȭ A # # ? A # s # # #
A 7 & sim & # cpu * #T y #pcuc Ԭ #| , _ ڮ A v v 9 { > < # " # #dat # # # ic D & mem ' # / (! # )' # +A # ,0 # 6 -0 # J .0 # y /0 # 0A # 1A #$ 20 #( p 3 #, 4 #0 V 5 #4 6 #8 e 7 #< 80 #@ 0 1
|
P #l * # # A #
S 7
S 7 ' . / T , # # # n # \ A # # A # 1 A # v # e v #( # #0 a #8 q A #< A #@ J A #D v #H 2 A #P y v # 7 v # ] A # A # A # Ȭ A # # ? A # s # # #
A 7 & sim & # cpu * #T y #pcuc Ԭ #| , _ ڮ A v v 9 { > < # " # #dat # # # ic D & mem ' # / (! # )' # +A # ,0 # 6 -0 # J .0 # y /0 # 0A # 1A #$ 20 #( p 3 #, 4 #0 V 5 #4 6 #8 e 7 #< 80 #@ 0 1
|
Gd Q
|
Gd Q
|
HA #
|
HA #
|
I # [
|
I # [
|
J # A L
|
J # A L
|
O{
|
O{
|
R # c
|
R # c
|
S #
|
S #
|
T # I
|
T # I
|
W #
|
W #
|
X #
|
X #
|
Y #
|
Y #
|
\ #
|
\ #
|
] #
|
] #
|
^ # 4
|
^ # 4
|
a #$
|
a #$
|
b #( 5
|
b #( 5
|
c #,
|
c #,
|
h #0
|
h #0
|
i #4 A
|
i #4 A
|
l #8
|
l #8
|
m #<
|
m #<
|
pA #@
|
pA #@
|
qA #Dlog
|
qA #Dlog
|
tH #H {
|
tH #H {
|
y
|
y
|
z #
|
z #
|
{ #
|
{ #
|
| #
|
| #
|
} #
|
} #
|
~ # 3
|
~ # 3
|
A #log
|
A #log
|
#ops
|
#ops
|
d # p
|
d # p
|
d #h % 5M
|
d #h % 5M
|
reg 6M
|
reg 6M
|
# 7]
|
# 7]
|
# 8 # 9A #pc : # ; # l < # =- # ( >- #
]
|
# 8 # 9A #pc : # ; # l < # =- # ( >- #
]
|
7
n
|
7
n
|
7 j :
|
7 j :
|
) ;A # M A # , set d way ic ! ! ^ "val & "dat #ic $ { ^ %val y& %dat z &ic | $ %val & %dat &ic 'K Z (sec $ i` S )val g& ! %dat h &ic j $_ G P 5 )val E& a %dat F &ic H ! <P
u "dat ; #ic = $A ' %
)val %& %dat & &ic ( *h +S ,A P $ 2
)val & C %dat &ic * ( +\
A P ,h @ a W
&ic +\ A P-S A $ p )dat &ic . 0 / Y $ J X / | X set Z way [ \ a ] tmp ^ _ ` a0 > 0ic b uP 1 1F 1T 1 2U 8 1
|
) ;A # M A # , set d way ic ! ! ^ "val & "dat #ic $ { ^ %val y& %dat z &ic | $ %val & %dat &ic 'K Z (sec $ i` S )val g& ! %dat h &ic j $_ G P 5 )val E& a %dat F &ic H ! <P
u "dat ; #ic = $A ' %
)val %& %dat & &ic ( *h +S ,A P $ 2
)val & C %dat &ic * ( +\
A P ,h @ a W
&ic +\ A P-S A $ p )dat &ic . 0 / Y $ J X / | X set Z way [ \ a ] tmp ^ _ ` a0 > 0ic b uP 1 1F 1T 1 2U 8 1
|
1
|
1
|
A 1% R 1A Tn
|
A 1% R 1A Tn
|
.
../../cache /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common icache-model.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h icache-model.h abstract.h execute.h stats.h dhr02
|
.
../../cache /usr/lib/gcc/i386-redhat-linux/4.3.0/include /usr/include/bits /usr/include ../../cpu/or1k ../.. ../../cpu/common icache-model.c stddef.h types.h stdint.h stdio.h libio.h arch.h sim-config.h icache-model.h abstract.h execute.h stats.h dhr02
|
ihgmuq i9,>4z<>P> J0"0$$$$$$~Mm*RfM
*rt
wf=eu}f-*x0f? "t?c?P.f? <"t?c?C tAXlfuuuuuutttgu
t>lv[*3hJw:Y0:L=UYu!\%Yz&*| <w=/ g;j9;\+?
|
ihgmuq i9,>4z<>P> J0"0$$$$$$~Mm*RfM
*rt
wf=eu}f-*x0f? "t?c?P.f? <"t?c?C tAXlfuuuuuutttgu
t>lv[*3hJw:Y0:L=UYu!\%Yz&*| <w=/ g;j9;\+?
|
v)??x,ʨ Ȼ;=;=/Vcg>>a/\/;=f ur"}3LKM>MVge= #f=-g;g
|
v)??x,ʨ Ȼ;=;=/Vcg>>a/\/;=f ur"}3LKM>MVge= #f=-g;g
|
ic enabled nsets nways blocksize ustates missdelay hitdelay Instruction cache %dKB: OOM
|
ic enabled nsets nways blocksize ustates missdelay hitdelay Instruction cache %dKB: OOM
|
[%08x] -> read %08x
|
[%08x] -> read %08x
|
Warning number of instruction cache usage states must be 2, 3 or 4: ignored
|
Warning number of instruction cache usage states must be 2, 3 or 4: ignored
|
Warning: instruction cache block size not %d or %d: ignored
|
Warning: instruction cache block size not %d or %d: ignored
|
ICache not implemented. Set UPR[ICP].
|
ICache not implemented. Set UPR[ICP].
|
%d ways, %d sets, block size %d bytes
|
%d ways, %d sets, block size %d bytes
|
Warning: instruction cache nways not a power of 2 <= %d: ignored
|
Warning: instruction cache nways not a power of 2 <= %d: ignored
|
Warning: instruction cache nsets not a power of 2 <= %d: ignored
|
Warning: instruction cache nsets not a power of 2 <= %d: ignored
|
| AB
B ? AB
AB
AB
: AB
B ` ` AB
D AB
D P AB
FNF AB
FN AB
FN @ ! AB
C p o AB
F D AB
C t t u ; ; ~ u~ u * J PX _ P~ P H R P > Q % V V t t u P u P u t t u t t u ! t! # t# Z u _ X V ` a ta c tc u ` } t t P u P Q tQ S tS
u P | | W u
W t t u 6 t t 2 u @ A tA C tC a u p q tq s ts u p V u V W W t t $ u 7 7 [ u[ e uhe u
|
| AB
B ? AB
AB
AB
: AB
B ` ` AB
D AB
D P AB
FNF AB
FN AB
FN @ ! AB
C p o AB
F D AB
C t t u ; ; ~ u~ u * J PX _ P~ P H R P > Q % V V t t u P u P u t t u t t u ! t! # t# Z u _ X V ` a ta c tc u ` } t t P u P Q tQ S tS
u P | | W u
W t t u 6 t t 2 u @ A tA C tC a u p q tq s ts u p V u V W W t t $ u 7 7 [ u[ e uhe u
|
uh
|
uh
|
|
|
u
|
u
|
$ uh 7 7 [ u [ $ [ e u@ $ u@ [ e ul u` W & u`& J uD` uD
|
$ uh 7 7 [ u [ $ [ e u@ $ u@ [ e ul u` W & u`& J uD` uD
|
ul
|
ul
|
|
|
W
|
W
|
|
|
u`
|
u`
|
$ ul # J Rc q R Q
|
$ ul # J Rc q R Q
|
|
|
R [ e uH $ uH + b Vz
|
R [ e uH $ uH + b Vz
|
|
|
V
|
V
|
|
|
V $ V [ c W }
|
V $ V [ c W }
|
W
|
W
|
$ W [ e uL
|
$ W [ e uL
|
uL
|
uL
|
$ uL 2 Q2 ? P? A QA E PE J Qc k Pk n Q K D
|
$ uL 2 Q2 ? P? A QA E PE J Qc k Pk n Q K D
|
ic_inv reg_ic_sec ic_simulate_fetch ic_state $ iqueue sec_end params _shortbuf addr_mask _IO_lock_t write_dat32 ic_nways blocksize stderr insn_addr _IO_buf_end mem_cycles virt_addr _IO_write_end unsigned int next _flags ic_nsets writeprog32 paramt_none minlru _markers loadcycles ic_enabled str_val read_dat16 readfunc8 ic_ustates reload_addr icomplet iprompt_run uint32_t stdout readmiss _IO_save_end readfunc16 fout mdelay long long unsigned int fexe_log tagaddr size_mask read_dat32 _IO_backup_base _offset int_val insn_ci ic_end_sec writefunc8 time_point _fileno addr_val delay_insn ic_missdelay readhit iqueue_entry paramt_longlong size_t ic_state writemiss ic_start_sec _IO_read_base ic_inv runtime stdin cycle_duration _next readfunc32 ic_simulate_fetch block_offset_mask _pos hazardwait reload_end lru_way /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/cache ic_stats storecycles last_way ic_blocksize pic_lines longlong_val char insn_ea _mode filename _IO_marker insn _IO_read_ptr uint8_t supercycles vapi blocksize_log2 fmprof oraddr_t _IO_write_base long long int cur_area paramt_int _IO_save_base valid param_t writeprog32_dat insn_index set_bits end_cycles direct_ops paramt_word __quad_t pc_delay size dataaddr instructions __pad1 __pad2 __pad3 __pad4 __pad5 ../../cache/icache-model.c paramt_addr uorreg_t _vtable_offset ic_hitdelay sec_start fprof hush reset_instructions fetchaddr uint16_t stalled block_mask set_mask ustates _IO_read_end enabled short int tagaddr_mask long int dev_memarea config_param vapi_file write_dat16 delayw hitdelay tags writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val nsets name mem_ops read_dat8 way_bits init _lock long unsigned int _old_offset nways _IO_FILE ext_int iprompt ustates_reload ic_info sprs unsigned char _sbuf _IO_write_ptr config_section delayr paramt_str writehit reset_cycles writefunc16 cpu_state lrus write_dat8 server_port reg_ic_sec __off_t signed char cachestats_entry short unsigned int addr_compare writefunc32 double missdelay cycles _chain FILE writeprog8_dat _flags2 _cur_column __off64_t _unused2 _IO_buf_base GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $Ë $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_str .comment .text.__i686.get_pc_thunk.cx .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 5 < 1 P $ ? % t + t 0 t B ' D > B R k N pK
|
ic_inv reg_ic_sec ic_simulate_fetch ic_state $ iqueue sec_end params _shortbuf addr_mask _IO_lock_t write_dat32 ic_nways blocksize stderr insn_addr _IO_buf_end mem_cycles virt_addr _IO_write_end unsigned int next _flags ic_nsets writeprog32 paramt_none minlru _markers loadcycles ic_enabled str_val read_dat16 readfunc8 ic_ustates reload_addr icomplet iprompt_run uint32_t stdout readmiss _IO_save_end readfunc16 fout mdelay long long unsigned int fexe_log tagaddr size_mask read_dat32 _IO_backup_base _offset int_val insn_ci ic_end_sec writefunc8 time_point _fileno addr_val delay_insn ic_missdelay readhit iqueue_entry paramt_longlong size_t ic_state writemiss ic_start_sec _IO_read_base ic_inv runtime stdin cycle_duration _next readfunc32 ic_simulate_fetch block_offset_mask _pos hazardwait reload_end lru_way /home/jeremy/partners/OpenCores/cvstrees/or1k/or1ksim/build/cache ic_stats storecycles last_way ic_blocksize pic_lines longlong_val char insn_ea _mode filename _IO_marker insn _IO_read_ptr uint8_t supercycles vapi blocksize_log2 fmprof oraddr_t _IO_write_base long long int cur_area paramt_int _IO_save_base valid param_t writeprog32_dat insn_index set_bits end_cycles direct_ops paramt_word __quad_t pc_delay size dataaddr instructions __pad1 __pad2 __pad3 __pad4 __pad5 ../../cache/icache-model.c paramt_addr uorreg_t _vtable_offset ic_hitdelay sec_start fprof hush reset_instructions fetchaddr uint16_t stalled block_mask set_mask ustates _IO_read_end enabled short int tagaddr_mask long int dev_memarea config_param vapi_file write_dat16 delayw hitdelay tags writeprog8 GNU C 4.3.0 20080428 (Red Hat 4.3.0-8) param_val nsets name mem_ops read_dat8 way_bits init _lock long unsigned int _old_offset nways _IO_FILE ext_int iprompt ustates_reload ic_info sprs unsigned char _sbuf _IO_write_ptr config_section delayr paramt_str writehit reset_cycles writefunc16 cpu_state lrus write_dat8 server_port reg_ic_sec __off_t signed char cachestats_entry short unsigned int addr_compare writefunc32 double missdelay cycles _chain FILE writeprog8_dat _flags2 _cur_column __off64_t _unused2 _IO_buf_base GCC: (GNU) 4.3.0 20080428 (Red Hat 4.3.0-8) $Ë $ .symtab .strtab .shstrtab .rel.text .data .bss .debug_abbrev .rel.debug_info .rel.debug_line .rodata.str1.1 .rodata.str1.4 .rel.debug_frame .debug_loc .rel.debug_pubnames .rel.debug_aranges .debug_str .comment .text.__i686.get_pc_thunk.cx .text.__i686.get_pc_thunk.bx .note.GNU-stack .group 4 5 < 1 P $ ? % t + t 0 t B ' D > B R k N pK
|
^ 2 J o m 2 f $" | xK # O* O HL * PL 0 * 2 - 2 2
3 3 $ 8 0 0=
|
^ 2 J o m 2 f $" | xK # O* O HL * PL 0 * 2 - 2 2
3 3 $ 8 0 0=
|
? ' 4 p o ? @ ! L U ^ k ` `
v P ~ ! ) 3
P
<
$
U Z ! 8 : C R c j q y D icache-model.c ic_enabled ic_hitdelay ic_missdelay ic_end_sec ic_start_sec ic_nsets ic_nways ic_blocksize ic_ustates ic_info .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC11 .LC12 .LC10 .LC13 .LC14 .LC15 .LC16 ic_inv __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ cpu_state ic_state __i686.get_pc_thunk.cx reg_ic_sec reg_config_sec reg_config_param stderr fwrite fprintf runtime is_power2 log2_int malloc exit reg_sim_stat memset ic_simulate_fetch evalsim_mem32 cur_area insn_ci ic_stats 1
|
? ' 4 p o ? @ ! L U ^ k ` `
v P ~ ! ) 3
P
<
$
U Z ! 8 : C R c j q y D icache-model.c ic_enabled ic_hitdelay ic_missdelay ic_end_sec ic_start_sec ic_nsets ic_nways ic_blocksize ic_ustates ic_info .LC0 .LC1 .LC2 .LC3 .LC4 .LC5 .LC6 .LC7 .LC8 .LC9 .LC11 .LC12 .LC10 .LC13 .LC14 .LC15 .LC16 ic_inv __i686.get_pc_thunk.bx _GLOBAL_OFFSET_TABLE_ cpu_state ic_state __i686.get_pc_thunk.cx reg_ic_sec reg_config_sec reg_config_param stderr fwrite fprintf runtime is_power2 log2_int malloc exit reg_sim_stat memset ic_simulate_fetch evalsim_mem32 cur_area insn_ci ic_stats 1
|
2 3 4 5
|
2 3 4 5
|
2 3 3 & 1 ,
|
2 3 3 & 1 ,
|
2 5 ? I Q 7 a k w 8 } 8 8 8 ! 8
" + 8 1 ; # O 8 k 1 q
|
2 5 ? I Q 7 a k w 8 } 8 8 8 ! 8
" + 8 1 ; # O 8 k 1 q
|
2 9 $ : 1
|
2 9 $ : 1
|
2 % 9 ; 3 5 3 Z 1 `
|
2 % 9 ; 3 5 3 Z 1 `
|
2 o 3 < & ; ' ; < ( : 1
|
2 o 3 < & ; ' ; < ( : 1
|
2 . = = ) G 9 Y ; l > u 3 1
|
2 . = = ) G 9 Y ; l > u 3 1
|
2 = * 9 ; >
3 G 1 M
|
2 = * 9 ; >
3 G 1 M
|
2 \ ? l 3 > > 4 - 9 I + Q : ] @ } 1
|
2 \ ? l 3 > > 4 - 9 I + Q : ] @ } 1
|
2 > A ? ( ? A ? ^ B B B 9 + : @ 1
|
2 > A ? ( ? A ? ^ B B B 9 + : @ 1
|
2 4 3 % D - E C , W ; j F G O G ,
|
2 4 3 % D - E C , W ; j F G O G ,
|
; H
|
; H
|
D N
|
D N
|
E
|
E
|
G
|
G
|
<
< ! & 3 = V ] d k r y ) 8 G V e t
|
<
< ! & 3 = V ] d k r y ) 8 G V e t
|
( 7 F U d s / = K Y g u & 3 A O ] k
|
( 7 F U d s / = K Y g u & 3 A O ] k
|
' 3 > I T ` l r x ~ ; I W e s
. : H V e q ' 5 C Q _ ! - ; I W e s
|
' 3 > I T ` l r x ~ ; I W e s
. : H V e q ' 5 C Q _ ! - ; I W e s
|
|
|
-
|
-
|
=
|
=
|
o
|
o
|
{
|
{
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
% ) - @ O _ g k o
|
% ) - @ O _ g k o
|
4 T \ ` d x
&
.
2
6
J
i
m
r
|
4 T \ ` d x
&
.
2
6
J
i
m
r
|
|
|
